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ABSTRACT
CMOS technology has provided an integrated circuit equivalent for
the conventional electromechanical switch: the transmission gate.
CMOS analog transmission gates degrade signals passed through them
with noise due to gate clock feedthrough transients. A SPICE
parameter model for the Eastman Kodak CMOS process has been
developed and timing requirements for feedthrough cancellation in
typically structured transmission gate devices have been studied.
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CMOS technology has provided an integrated circuit equivalent for
the conventional electromechanical switch: the transmission gate.
The use of transmission gates can lead to more efficient layouts
and can reduce logic, thus reducing die size and improving circuit
speed. This gate is often used to multiplex signals into analog-
to-digital converters, to tristate lines, and to isolate sections
of circuits. The transmission gate has become a major building
block for logic design, data filtering, data conversion, and other
signal processing circuits.
Transmission gates can benefit many functions, but they have
limitations which are a result of their resistive nature. They
have no drive capability of their own. An ideal semiconductor
switch would have infinite off-resistance, zero on-resistance , no
leakage, no parasitic capacitance, and would consume no power.
Since the transmission gate is not ideal, the integrated circuit
designer must optimize performance by using the switch
configuration that most closely meets circuit requirements. In
this work, emphasis is placed on transmission gates which rapidly
switch small signals with minimum signal distortion. Further, a
transmission gate configuration suitable for the CMOS process at
the Eastman Kodak Company is sought .
2 -
BACKGROUND AND THEORY
The simplest switch implementation is a pass transistor, such as
the Field Effect Transistor (FET) shown in figure 1. FET switches
can be used to transfer voltage to nodes with large impedances, to
switch currents between two alternative loops, or to transfer





Figure 1. Simple FET Switch
The signal at the output, Vout ,
Vout = IdR (D




where JS is composed of the fabrication and geometrical parameters,
= //OXW / 2toxL( 1 + AVDS) (2b)
With the appropriate biases, the voltage on the gate of the device,
VGS, controls the blockage or passage of signals.
This switch implementation has three important limitations. The
first is a result of the requirement for conduction: the voltage
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on the gate must exceed that of the source by the threshold
voltage. This limits the voltage swing of signals passing through
the device for a fixed gate voltage. An FET in the conducting
state also acts as a nonlinear resistor. Its on-resistance is
strongly dependent on temperature and signal voltage, limiting its
applicability. The third limitation arises from the gate-to-
channel capacitance. The charge in the channel is controlled by
the gate-to-source voltage, VGS .
Qsat ch = -C'oXWL(VGs - VD/2 - VT ) (3)
When an n-channel device is to be switched from the conducting
state to the nonconducting state, the gate voltage is decreased and
the charge in the channel diminishes by the relation given in
equation (3). The electrons can diffuse in all directions, but
will tend to follow the low potential paths toward the source and
drain. The part of the channel charge that follows the potential
toward the output node becomes indistinguishable from the signal .
The result is a gate clock ghost at the output. For small signal
voltage levels, this can be a significant source of noise. Low
frequency circuits can deal with this by slowing the gate voltage
ramps, and by sampling the signal after the gate feedthrough has
settled out. However, for high frequency operation an abrupt
change in the gate voltage is required to rapidly switch the state
of the device and time may not available to delay sampling. Thus
small high frequency signals can be lost in the gating feedthrough.
A reduction of the feedthrough error can be realized with the
- 4 -
configuration shown in figure 2.1 Using this connection scheme, no
current flows in the additional transistor, but it does have an
inverted channel in the conducting state. When the conduction
state is switched, the feedthrough transient from the p-channel
(holes) will ideally cancel the transient from the n-channel
(electrons). Thus, complementary transistors with gate voltage
clocks of opposite phase can reduce feedthrough noise. The
sacrifice for this improvement is additional area for the extra FET





Figure 2. Improved Switch
The appropriate geometry for the additional transistor can be
determined from equation (3). Both the source and drain of the
dummy transistor are connected to the output node, so its transient
will consist of virtually all of the channel charge. The total
amount of channel charge will depend on the level of VGS. if vG
and Vq are chosen so that each transistor develops the same amount
of channel charge, then the dummy FET should be scaled so that its
area is half that of the switch FET.
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This structure is still limited to signal swings which do not fall
below the on-state gate voltage less the device threshold voltage.
An additional problem is introduced due to the body effect. This
switch is illustrated in cross-section in figure 3. In the CMOS
process shown, p-channel FET's are built in an n-type tub or well.
As the input signal voltage changes with respect to the n-well
voltage, the n-well-to-input-dif fusion depletion will change. This
shift in depletion charge must be offset to turn the transistor on.
The effect can be represented as an increase in threshold voltage.
In unidirectional circuits, the VT shift due to the body effect can
be minimized by tying the tub to the source diffusion. This will
insure that no additional voltage difference exists between the tub






Figure 3. Improved Switch Cross-Section
A further improvement over the simple switch consists of
complementary FET's connected in parallel,






Figure 4. Schematic Transmission Gate
There is no longer a limitation on the voltage swing of the signal
because one of the transistors can always conduct. Consider








[(Vn - Vfp> > VTl?
[ 5
- (-10) > 2] = on
[ 5
-
( -5) > 2] = on
[ 5
- 0 > 2] = on
[ 5
- ( +5) > 2] = off
[ 5
- (+10) > 2] = off
p-channel
HVn ~ Vj n) < vTl?
[-5 - (-10) < (-2)] = off
[-5 - ( -5) < (-2)] = off
[-5 - 0 < (-2) ] = on
[-5 - ( +5) < (-2)] = on
[-5 - (+10) < (-2) ] = on
Negative input signals are primarily conducted through the
n-
channel device and positive signals are primarily conducted through
the p-channel device. The on-resistance is greatest at the points
when both transistors are partially conducting; otherwise the
on-
resistance of the conducting FET dominates. Once the gate voltage
levels are known, the transistor scaling can be determined using
equation (3). With this structure, the transistors should be scaled
- 7 -
so their gate-to-channel capacitances are equal.
The problem of gating feedthrough can also be ideally eliminated
with complementary (opposite phase) gate voltage clocks. To
minimize feedthrough in critical circuits, the gate clocks must be
adjustable. This is necessary to insure that the feedthrough
transients of holes and electrons reach the output node at the same
moment for accurate cancellation. The lower mobility of holes
requires that the p-channel device be turned off before the n-
channel device and with a steeper ramp. Further, the mobilities
and the threshold voltages will shift with temperature and signal
level. This presents a nontrivial set of operational requirements.
For some applications, a solution which addresses these concerns
and also tracks with processing variations includes a clock-phase
control circuit.2 The control circuit, as shown in figure 5,
employs an extra transmission gate identical to those it controls.
The integrated gate feedthrough signal shortens the on-period of
the p-channel transistor in the other transmission gates. This
technique is most applicable in circuits which are clocked








INTEGRATOR CLOCK PHASE SHIFTER
4M OCU1
AM OCL1
Figure 5. Clock-Phase Controller
In rectangular FET's, the channel charge splits symmetrically when
the device changes state. A potential improvement can be had by
either asymmetrically doping the channel region or modifying the
gate geometry. The improvement arises from the asymmetric
distribution of channel charge and provides a more conducive path
back toward the signal input, rather than toward the output. In
one device, asymmetric wedging from source to drain has been
maximized by making the source very large and the drain very small.
The result is a semi-circular transistor, as shown in figure 6. It
has been shown to reduce the error charge by 60S over the
equivalent rectangular device. 3
/$ j D
Figure 6. Circular Pass Transistor
- 9 -
Dependence on temperature and signal voltage still exists in all of
these configurations. Figure 7, by G. Bouhasin, illustrates this
dependence for the standard configuration given in figure 4.4
Transmission gates exhibit a nonlinear impedance as the signal





Figure 7. Ron vs. Vjn
CMOS switches exhibit less current leakage than other fabrication
technologies . 5 However, some leakage will occur and it will depend
of the polarity of Vs . When Vs is negative, the p-channel device
may leak; when Vs is positive, the n-channel device may leak.
Figure 8 illustrates the off-state leakage model for the








Figure 8. Transmission Gate Leakage Model
A number of designers have developed application techniques to
circumvent the temperature and impedance limitations . 6-13 Such
techniques include connecting an always-on transmission gate in a
feedback loop for temperature and gain compensation, and buffering
with a unity gain stage which provides a high series impedance,
reducing the effect of the impedance nonlinearity . In situations
where a low on-resistance is required, bipolar, DMOS , or another
pair of CMOS transistors are incorporated. I3-15 One such









Figure 9. Alternative Transmission Gate
To reduce the on-resistance, a second pair of transistors has been
added in parallel. Another FET insures that the structure will be
- 11 -
held in cutoff since it is more likely to leak. The n-channel
device built in the p-well may turn off early for low values of
Vinf a result of the body effect. To minimize this, the p-well is
connected to Vin in the on-state; to reduce the sensitivity to
leakage in the off-state, it Is connected to V-.4.16




The Eastman Kodak CMOS process is based on p-type wafers, hence
n-
channel devices are fabricated in the bulk and the p-channel
devices are built in an n-well. In this project, several types of
devices previously processed at Kodak were examined. A test
structure containing transmission gates was evaluated to gain
understanding of the problem. Another test structure containing
transistors with modified gate and channel geometries was also
evaluated. Finally, tests were performed on both long and shorter
channel length FET's to gather data from which CMOS modeling
parameters could be extracted. The first part of the discussion
deals with the transmission gate test structure. It is followed by
a discussion of the modified transistors and then the CMOS process
characterization tests.
TRANSMISSION GATE TEST STRUCTURE
The transmission gate test structure, shown in figure 10, consists
of parallel
n-
and p-channel FET's connected to a holding capacitor
and an FET follower. The same test structure was laid out with
three different p-channel geometries (T12, T13, T14) to offset the
variation in source-to-n-well depletion due to the body effect.
Since the difference between the source and n-well voltages
modulates the width of the depletion region symmetrically around
the source, a larger source serves to reduce the net modulation at
the source-to-channel interface. The result is a transistor which
- 13 -















T12 40u/10u 40u/10u 120u/10u
T13 44u/10u
T14 50u/10u
Figure 10. Transmission Gate Test Structure
The test structure was first evaluated for the change in on-
resistance with signal voltage, Vin. As previously discussed,
n-
channel devices conduct primarily for negative signal voltages and
p-channel devices conduct primarily for positive signal voltages.
For this test, Vin was swept from -5 to +20 volts with VG of 5
volts. The threshold voltages for the n- and p-channel devices
were . 6v and -l.Ov. respectively. The n-well was tied to Vjn and
the substrate was biased at -7 volts. The n- and p-channel
resistances are shown individually in figure 11. The curves follow
typical behavior, as shown previously in figure 7, until Vin
reaches -.7 volt. At this point, it is probable that another
junction becomes forward biased. Information is not available for
exact determination.
Next, the test structure was evaluated for the dependence of Ron
with VG . Over a standard working range of 0 to 10 volts, Ron
varies considerably. This test was performed for gate voltages of
RON
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Figure 11. P- and n-channel R vs. V,
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Figure 12. Transmission Gate RQn vs. Vln vs. V
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lOv. 5v, and 2.5 volts. The use of higher gate supply voltages
reduces the variation in Ron and also increases the functional
range of the transmission gate. Typical curves of the resistance
variation with gate and signal voltage are shown in figure 12. The
data are summarized below.
Resistance
Device Gate Voltacres Min Max Change
T14 10 .75 KG 1.4 KG .65 KG
T14 5 1.7 KG 2.8 KG 1.1 KG
T14 2.5 3.4 KG 5.2 KG 1.8 KG
Table 1. Resistance variation with Gate Voltage
The effect of device size on Ron was examined. An increase in the
p-channel device width decreases Ron. For -7v gate voltages, the
resistance decreases approximately 35 G/u additional width.









Also of interest is the gating feedthrough that occurs without gate
clock correction. Simultaneous gate clocks were used to examine





Figure 13. Asymmetrical Clock Circuit
The clocks were generated by microprocessor to circumvent inverter
delays, insuring that the switching occurred simultaneously. The
logic levels were buffered to drive levels and filtered for a quick
rise and a slow fall. For this test, the source, substrate, and
n-
well were held at ground. Figure 14 shows the drain / capacitor
node voltage, as measured with a Tektronix P6056 1 pF, 500 G, 300
MHz probe, and the p-channel clock. The n-channel clock is shown in
figure 15. The transmission gate turn-off characteristics are
pictured for an abrupt p-channel gate clock and a slow n-channel
gate clock. The drain voltage increases with the transient from
the p-channel device, and then falls with the arrival of the
delayed n-channel transient. The transient waveforms were
repeatable in all aspects but magnitude. This is likely the result
of the previous voltage held on the capacitor and the indeterminate
amount of time allowed for discharge. These waveforms were
investigated in the simulations described later.
- 17 -
nsu 560 rvfcii/j.V /
Figure 14 and 15. Drain Voltage and Gate Clocks
TRANSISTOR EVALUATION
Seven geometries of transistors were evaluated. Three were of
interest because of their modified geometries and the remainder
were used to characterize the Kodak CMOS
process. All of these
devices were tested using a Hewlett-Packard 4145
Semiconductor
Parameter Analyzer. Three standard tests were
performed on every
transistor: I-V curves, transconductance curves, and threshold
voltage curves. An explanation of
the test procedure precedes the
discussion on the several devices.
- 18 -
I-V TEST
This test verifies the presence of normal transistor behavior. It
also determines the channel length modulation parameter, A. A
typical curve is shown in figure 16 and additional data are located
in Appendix B. This test is performed by sweeping the drain
voltage for various gate voltages. The substrate and source are
held at ground potential. The n-well is biased to the highest
voltage used, maintaining the reverse bias with the substrate. In
the linear region, the drain current ID is related to the
gate-to-





>8 = z/OXW / 2toxL(l + AVDS) (2b)
The threshold voltage, VT . can be measured with this test. It is
typically defined as the voltage at which a predetermined amount of
drain current flows. However, the choice of current level is
rather arbitrary, and as a result, other measurement techniques are
more commonly applied.
- 19 -
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Figure 16. Typical I-V Curve
gM TEST
The transconductance is the device's ability to vary ID with
varying VG and constant VDS.
gM = dins / dVGs I Vds constant (5)
The test reflects changes in mobility with applied fields and
provides a precise measurement of the threshold voltage. The
transconductance test is performed by sweeping the gate voltage for
various drain-to-source voltages. Again, the substrate and source
are held at ground potential and the n-well at a positive
potential. A typical curve is shown in figure 17 and additional
data are located in Appendix B. The threshold voltage is measured
- 20 -
by extrapolating along the rising edge of the family of
transconductance curves down to the gate voltage axis.
Vf , Gamma
As previously discussed the threshold voltage, VT , and the body
effect factor, 7, are important for accurate modeling of
transmission gates. Gamma accounts for the shift in threshold
voltage with substrate bias. This test is performed by sweeping
the gate and drain voltages together for various substrate or n-
well biases. Sweeping the gate and drain voltages together keeps
the device biased in the saturation region. The gate voltage is
plotted against the square root of the drain current since for
saturation,
^Dsat = V>S (VGS - VT) (6a)
Extrapolating the curves back to the VG axis gives the threshold
voltage, Vf , for a particular substrate bias, Vge- Measurement of
VT for a number of substrate biases on each device allows accurate
calculation of the desired parameters even with uncertainty in
substrate doping, Nsutj.
A typical curve is shown in figure 18 and additional data are
contained in Appendix B.
-21-
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Figure 17. Typical g^
curve
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MODIFIED GATE AND CHANNEL TRANSISTORS
A test structure containing modified n-channel transistors was
examined. Three devices in this test structure were of interest.
An unmodified device served as a reference for a flared buried
channel device and a segmented drain device. The geometries of the
devices are important because both modifications could reduce the
channel-to-drain contact area and the gating feedthrough charge,
which is dependent on channel area and symmetry. The three devices
were of the same length and width, two microns.
The flared buried channel device was fabricated with a
nonrectangular buried channel mask. As illustrated in figure 19,
the channel implant narrows significantly at the drain connection.
Figure 19. Flared Buried Channel FET
The other device, the segmented drain FET, was laid out with a
digitated rather than a uniform edge along the channel boundary.
The structure is shown in figure 20. The device design provided
for various drain-to-channel separations. The means provided for
the variation was intentional mask misalignment during fabrication,
- 23 -
Figure 20. Segmented Drain FET
The tests previously described were performed on thirty of these
structures. Typical curves from the tests are contained in
Appendix A. The segmented drain devices mimicked the performance
of the normal devices, with slightly reduced currents. Upon close
examination, no sign of the segmented drain was apparent. A
photomicrograph of the device is shown in figure 21. It is
reasonable to expect that the slight variation from normal is due
to the segmentation under the drain. Unfortunately, processing









Figure 21. Micrograph of Segmented Drain Device
The data from the flared buried channel devices are more unusual .
The I-V curves do not exhibit the expected behavior. They appear
to be resistive in nature, with a slight variation due to body
effect. Lack of process data on these devices precludes an
explanation of this behavior.
CHARACTERIZATION MEASUREMENTS
A group of 84 standard
transistors consisting of channel lengths of
6u and 80u for both
n-
and p-channel devices were examined. The n-
channel devices are identified as T26 and T280 (test structure 2)
- 25 -
and the p-channel devices are similarly identified as T46 and
T480.
The previously described tests were also performed on these
devices. Data were taken on two wafers. The first test group,
wafer D8319, had nonfunctional p-channel devices, therefore only
n-
channel data are presented. The second data set, wafer D8316,
contains both n- and p-channel measurements . Data from these sets
are presented and summarized in Appendix B. The variance in the
data indicates that there is no significance in taking 25 data
points rather than 10 data points. A trend of possible interest
was observed in the threshold voltage data. The device threshold
voltage and its location on the wafer can be seen in figure 22.
The voltages increase with increasing row and column. In layouts
which require precision device matching, this information may be
useful .
Modeling parameters for use with SPICE were derived from a
combination of measurements and data from both the process report
and process design specifications.
Data from the process design specification were low voltage
mobility, pq , junction depth, xj , lateral diffusion, Ln , and type
of gate, tpg; if polysilicon gates are used, dopant polarity must
be noted.
Important data from the device run process sheet were gate oxide
thickness, tox, drain and source sheet resistance, Rsh# and nominal
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In each case, Y_ increased with column and row number.
Figure 22. Die Position vs. Vn
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From the I-V curves, the channel modulation parameter A is
determined by evaluating the slope in the saturation region of
operation. From the derivative of equation (2) the slope can be
defined as
dID/dVDS = _d_L [pnyVI / 2toxL)(VGs - Vr)2)
dVDS (1 + AVDS)






Using curves of Ip and VDS, A can be determined algebraically.
Measurement of V^ for a number of substrate biases, Vgg, on each
device allows accurate calculation of some desired parameters even
with uncertainty in substrate doping, Nsut>. VT can be calculated




- 7{ >T(VSB + 2*f)
-
>T(2*f)} (9)
In the first iteration, 4>f was calculated from
*t = KT/q ln(Nsub/ni) (10)
with the value of Nsub taken as the median from the process
specifications. Then by performing a linear regression on the
measured VSb and VT data pairs with the form
- 28 -
y




7{ >T(VSB + 2*{)
- ^(2*t)) (9)
values for VT0 and 7 result. Next, 7 was used to determine Nsub
from
* = >T(2Nsubq45si) / C'ox (12)
The values for Nsub resulting from the measurements on 80/l/ and 6jj
devices were compared. Since the devices were neighbors on the
wafer, it is reasonable to assume that Nsub was the same for both.
An average value for Nsub was then used to recalculate <Pf . The
procedure was iterated until Nsub settled to a stable value. This
procedure was performed on a personal computer using a readily
available equation-solving software package. The worksheets and
results are contained in Appendix C. Other SPICE variables
required straight-forward calculation such as Nss, Cjsw, Cj , CGsO'




From the test transistor measurements and process sheet
information, a SPICE parameter model for transistors in the Eastman
Kodak CMOS process was derived. These parameters, given in table
4, for the n- and p-channel FET's, are identical for the 6u and 80u
devices except for A, the channel length modulation factor- To
verify the
parameters'
fit, the I-V curve tests were simulated,
figures 23-26. The SPICE simulation curves, in asterisks, are
overlaid on the device data collected with the Hewlett Packard 4145
Semiconductor Parameter Analyzer . The agreement between the
measured and simulated data is very good and is detailed in table
3. To fit the p-channel transistor curves, the n-well bias was
adjusted to 4.7 volts rather than 5 volts as in the actual device
tests. The n-well bias affects the spacing between the I-V curves,
the current at a given VGS and VD . This adjustment indicates that
the resistances in the contact and through the tub diffusion are
significant .


















1.2* 1. 1* .8*
.1* 5.3* 11.4*
2.8* 2.3* 9.3*




LENGTH 6um 80um 6um 80um
LEVEL 2.000 2.000 2.000 2.000
TPG 1.000 1.000 -1.000 -1.000
TOX 7.11D-08 7.11D-08 7.11D-08 7.11D-08
NSUB 4.01D+14 4.01D+14 3.70D+16 3.70D+16
XJ 5.00D-07 5.00D-07 8.00D-07 8.00D-07
LD 2.00D-07 2.00D-07 6.00D-07 6.00D-07
UO 610.000 610.000 178.000 178.000
KP 2.96D-05 2.96D-05 8.65D-06 8 . 65D-06
VTO 0.530 0.604 -1.070 -1.009
GAMMA 0.223 0.251 0.665 0.774
PHI 0.529 0.529 0.763 0.763
LAMBDA 1.75D-02 1.55D-03 2.75D-02 1.55D-03
PB 0.871 0.871 0.719 0.719
RSH 48.920 48.920 285.600 285.600
CGSO 2.91D-10 2.91D-10 4.85D-10 4.85D-10
CGDO 2.91D-10 2.91D-10 4.85D-10 4.85D-10
CJ 1.77D-04 1.77D-04 9.58D-06 9.58D-06
CJSW 8.85D-11 8.85D-11 9.58D-12 9.58D-12
MJ 0.500 0.500 0.500 0.500
MJSW 0.300 0.300 0.300 0.300
NSS 4.76D+11 4.98D+11 1.29D+11 1.48D+11
Table 4. SPICE 2G.5 Parameters for EK CMOS Process
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Figure 23. I-V Curve: Model and Data for T2 80um
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Figure 24. I-V Curve: Model
and Data for T2 6um
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Figure 25. I-V Curve: Model and Data for T4 80um
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Figure 26. I-V Curve: Model and Data for T4 80um
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TRANSMISSION GATE MODEL AND TIMING REQUIREMENTS
To evaluate the feedthrough transient, a standard transmission gate




Figure 27. Transmission Gate SPICE Model
A series of simulations was run with this model. The figures
described here are the result of simulations which are documented
in Appendix D.
First, with the p-channel device held off, VG = iv, a step impulse
was given to the n-channel gate, VG = -iv to 5v. The feedthrough
at the drain node and the clock pulse are plotted in figure 28.
The drain voltage goes positive because electrons are pulled into
the channel during device turn-on. Next, the n-channel device was
held off, VG = Ov. and the p-channel gate was given a step impulse,
VG = lv to -6.5v. Again, the drain voltage and the clock pulse are
plotted in figure 29. In this configuration, the node voltage goes
negative because the positive holes are pulled into the channel.
In figure 30, both transistors are initially off, VGP = iv, VGN =
- 34 -
-lv, then enabled sequentially, VGP = -6.5v. VGN = 5v. The
magnitude of the negative transient is reduced by the tail of the
positive transient, as seen earlier in the transmission gate test
structure evaluation. The ideal operation of this structure should
occur when the gate clocks are adjusted so that the two transients
cancel each other- Figure 31 shows the effect when both clocks are
enabled simultaneously. The time scale in this plot has been
reduced to show the early departure of the electrons, creating a
positive transient. As was discussed earlier, it is important to
compensate for the lower mobility of holes in the p-channel device
by turning it on and off before the n-channel device.
Reducing the slope of the n-channel clock to slow the rate of
carrier migration aids in cancelling the transients, as can be seen
in figure 32. It should be noted that the linear rise of the
clocks modelled by SPICE are different from the R-C filters
commonly used.
Figures 33-35 demonstrate both the effect and the high sensitivity
of the gate clock timing. In figure 33 the n-chanhel clock lags by
.03 nanosecond, in figure 34 the lag is .04 nanosecond, and in
figure 35 the lag is .05 nanosecond. A reduction in the transient
magnitude of 30 to 50 dB can be realized, but the clock placement
is too sensitive for practical use. The amount of reduction will
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PROPOSED STRUCTURE FOR IMPROVED PERFORMANCE
The transmission gate structure has evolved from a single FET
through an FET with a dummy channel which contributed charge of
opposite polarity for cancellation of feedthrough transients. This
progressed to two functional FET's removing the limitation on input
signal swing, while offering the potential for feedthrough
transient cancellation. The main problem now is to make this
cancellation practical and effective. It is impractical to add
enough control circuitry to make the necessary gate clock voltage
and timing adjustments that track temperature and signal level.
An alternative approach to the problem is to put aside the notion
of balancing the channel charge transients at the output node and
never let them go there. A possible technique is to conserve the
channel charge by transferring it to an adjacent storage capacitor
structure. By providing a favorable path between the channel and
this storage capacitor, the channel charge will not follow the path
to the output node. Similar paths are already used to transfer
photodiode or photocapacitor charge to output registers. A
possible configuration is shown in figure 36.
The clocking for this structure
could be very much like that for
other charge coupled devices (CCD's). The storage gate should be
enabled followed by an enable on a transfer gate while the
switching gate begins
its fall. With this technique, the amount of
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Figure 36. New Transmission Gate Structure
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CONCLUSIONS
The problem of gating feedthrough in CMOS transmission gates has
been reviewed. A variety of structures have been tested and an
accurate model for the Eastman Kodak CMOS process has been
developed. Using this model, I-V curves were simulated to test the
goodness of fit between the model and data. The agreement is
typically within 2% for saturated devices. Analysis of gate clock
timing requirements indicates considerable sensitivity to relative
device turn-on times. Since this is difficult to control in
practical application, an alternate technique which circumvents
this sensitivity problem is recommended. It is also recommended
that further study be given to the modified channel transistors.
These devices may provide additional benefit, but there is not
enough data available at this time to base a conclusion.
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*******02/09/86 ******** SPICE 2G.5 (10ADG81) ********16:07:10*****
IDS VS VDS FOR THE EK NMOS T2 6 TRANSISTORS





VSUB 9 0 DC 0
VDS 20 0
VGS1 1 0 DC 0
VGS2 2 0 DC 1
VGS3 3 0 DC 2
VGS4 4 0 DC 3
VGS5 5 0 DC 4
Ml 11 1 0 9 T26 L=6U W=80D NRS=.l NRD=.l AD=1280P AS=1280P PD=192U
+PS=192U
M2 12 2 0 9 T26 L=6U W=80D NRS=.l NRD=. 1 AD=1280P AS=1280P PD=192D
+PS=192U
M3 13 3 0 9 T26 L=6U W=80D NRS=.l NRD=.l AD=1280P AS=1280P PD=192D
+PS=192U
M4 14 4 0 9 T26 L=6U W=80U NRS=.l NRD=.l AD=1280P AS=1280P PD=192U
+PS=192U
M5 15 5 0 9 T26 L=6D W=80U NRS=.l NRD=.l AD=1280P AS=1280P PD=192U
+PS=192D
VID1 20 11 0
VID2 2 0 12 0
VID3 20 13 0
VID4 20 14 0
VID5 20 15 0
.MODEL T26 NMOS LAMBDA=. 01750 DO=610 TPG=1 TOX=.0711D
+XJ=.5U NSDB =4.008E14 RSH=48.92 PB = .871 CGSO=2 .91E-10
+CCDO=2.91E-10 CJ=1.77E-4 MJ=.5 CJSW=8. 85E-11 MJSW = .3
+LD=.2D LEVEL=2 VTO=.53 CAMMA= .2232 NSS=4.758E11
.MODEL T280 NMOS LAMBDA=. 00155 UO=610 TPC=1 TOX=.0711U
+XJ=.50 NSDB =4.008E14 RSH=48.92 PB= .871 CGSO=2.91E-10
+CGDO=2.91E-10 CJ=1.77E-4 MJ=.5 CJSW=8. 85E-11 MJSW=.3
+LD=.2U LEVEL=2 VTO=.604 GAMMA = .2509 NSS=4.983E11
+
.MODEL T46 PMOS LAMBDA = . 03181 UO=595 TPG=-1 TOX=.0711U
+XJ=1D NSUB =3.695E15 RSH=285.6 PB = .719 CGSO=4. 85E-10
+CGDO=4.85E-10 CJ=.958E-5 MJ=.5 CJSW=.958E-11 MJSW=.3
+LD=.6U LEVEL=2 VTO=-1.070 GAMMA = .6645 NSS=1.291E11
+
.MODEL T480 PMOS LAMBDA = . 00184 UO=957 TPG=-1 TOX=.0711U
+XJ=1U NSUB =3.695E15 RSH=285.6 PB = . 719 CGSO =4. 85E-12
+CGDO=4.85E-12 CJ=.958E-5 MJ = .5 CJSW=.958E-11 MJSW = . 3
*LD=. 6U LEVEL=2 VTO=-1.009 CAMMA = .7736 NSS=1.478E11
.WIDTH OUT=80
.OP
DC VDS 0 7.5 .183
PLOT DC I(VID5) ICVID4) I(VID3) I(VID2) I(VIDl)
M0.3.3E-3)






SPICE 2G.5 (10ADG81) . ********16: 07: 10*****
IDS.VS VDS FOR THE EK NMOS T26 TRANSISTORS





VTO 0.530 0.604 -1.070 -1.009
IKP 2.96D-05 2.96D-05 2.89D-05 4.65D-05
GAMMA 0.223 0.251 0.665 0.774
PHI 0.529 0.529 0.644 0.644
LAMBDA 1.75D-02 1.5 5D-03 3.18D-02 1.8 4D-03
:PB 0.871 0.871 0.719 0.719
GGSO 2.91D-10 2.91D-10 4.85D-10 4.85D-12
CCDO 2.91D-10 2.91D-10 4.85D-10 4.85D-12
RSH 48.920 48.920 285.600 285.600
CJ 1.77D-04 1.77D-04 9.58D-06 9.58D-06
MJ 0.500 0.500 0.500 0.500
CJSW 8.85D-11 8.85D-11 9.58D-12 9.58D-12
MJSW 0.300 0.300 0.300 0.300
TOX 7.11D-08 7.11D-08 7.11D-08 7.11D-08
NSUB 4.01D+14 4.01D+14 3.69D+15 3.69D+15
NSS 4.76D+11 4.98D+11 1.29D+11 1.48D+11
TPG 1.000 1.000 -1.000 -1.000
XJ 5.00D-07 5.00D-07 1.00D-06 1.00D-06
LD 2.00D-07 2.00D-07 6.00D-07 6.00D-07





IDS VS VDS FOR THE EK NMOS T26 TRANSISTORS
****
DC TRANSFER CURVES TEMPERATURE = 27.000 DEC C
********* *******************,it^***************************************,v
























































































































































































1.83 0D-01 2.597D-04 0$=+*
3.660D-01 5.058D-04 0$ = +
*
5.490D-01 7.382D-04 0$ + *.
7.320D-01 9.570D-04 0$ = + *
9.150D-01 1.162D-03 0$ = +
*
1.098D+00 1.353D-03 0$ = .+
*
1.281D + 00 1.531D-03 0$ = . +
*
.
1.464D+00 1.694D-03 0$ = +
1.647D+00 1.844D-03 0$ = + .
*
1.830D+00 1.979D-03 0$ = +
*
2.013D+00 2.100D-03 0$ = +
*
2.196D+00 2.206D-03 0$ = + .
*
2.379D+00 2.298D-03 0$ = +
*
2.562D+00 2.376D-03 0$ = + .
*
.
2.745D +00 2.438D-03 0$ = + . *.
2.928D+00 2.486D-03 0$ = + .
*r
3.111D +00 2.518D-03 0$ = +
*
3.294D+00 2.535D-03 0$ = , +
*
3.477D+00 2.545D-03 0$ = , +
*
3.660D+00 2.554D-03 0$ = +
*
3.843D+00 2.564D-03 0$ = + .
*
4.026D+00 2.573D-03 0$ = , +
*
4.209D+00 2.583D-03 0$ = +
*


















5.307D +00 2.642D-03 0$
= +
*












































*******02/09/86 ******** SPICE 2G.5 (10AUG81) ********16:07:10*****
IDS VS VDS FOR THE EK NMOS T2 6 TRANSISTORS
****
OPERATING POINT INFORMATION TEMPERATURE = 27.000 DEC C
************************ ***********************************************
**** MOSFETS
Ml M2 M3 M4 M5
MODEL T26 T26 T26 T2 6 T26
ID 0.00D+00 0.0OD+00 1.19D-22 9.16D-2 4 3.16D-33
VGS 0.000 1.000 2.000 3.000 4.000
VDS 0.000 0.000 0.000 0.000 0.000
VBS 0.000 0.000 0.000 0.000 0.000
VTH 0.508 0.508 0.508 0.508 0.508
VDSAT 0.000 0.442 1.366 2.307 3.256
GM 0.00D+0 0 0.00D+0 0 0. 00D +00 0. 00D +00 0. 00D+00
GDS 0.00D+00 2.08D-04 6.31D-04 1.05D-03 1.4 8D-03
GMB 0.00D+0 0 0.00D+00 0.0 0D+0 0 0. 00D+00 0.00D+00
CBD 2.44D-13 2.44D-13 2.44D-13 2.44D-13 2.44D-13
CBS 2.44D-13 2.44D-13 2.44D-13 2.44D-13 2.44D-13
CGSOVL 2.33D-14 2.3 3D-14 2.33D-14 2.33D-14 2.33D-14
CGDOVL 2.33D-14 2.33D-14 2. 33D-14 2.33D-14 2.33D-14
CGBOVL 0.00D+00 0.00D+00 0.00D+00 0.00D+00 0.00D+00
CCS 0.00D+00 1.09D-13 1.09D-13 1.09D-13 1.09D-13
CGD 0.00D+00 1.09D-13 1.09D-13 1.09D-13 1.09D-13
CCB 2.09D-13 0. 00D+0 0 0.00D+00 0.00D+00 0.00D+00
JOB CONCLUDED
TOTAL JOB TIME 0.19
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*******02/09/86 ******** SPICE 2G.5 (10AUG81) ********i6:07 :17*****
IDS VS VDS FOR THE EK NMOS T280 TRANSISTORS





VSUB 9 0 DC 0
VDS 20 0
VGS1 1 0 DC 0
VGS2 2 0 DC 1
VGS3 3 0 DC 2
VGS4 4 0 DC 3
VGS5 5 0 DC 4
Ml 11 1 0 9 T280 L=80U W=80U NRS=.l NRD=.l AD=1280P AS=1280P PD=192U
+PS=192U
M2 12 2 0 9 T280 L=80U W=80U NRS=.l NRD=.l AD=1280P AS=1280P PD=192U
+PS=192U
M3 13 3 0 9 T2 80 L = 80U W=80U NRS = .l NRD=.l AD=1280P AS=1280P PD=192U
+PS=192U
M4 14 4 0 9 T280 L=80U W=80U NRS=.l NRD=. 1 AD=1280P AS=1280P PD=192U
+PS=192U
M5 15 5 0 9 T280 L =80U W=80U NRS = .l NRD=. 1 AD=1280P AS=1280P PD=192U
+PS=192U
VID1 20 11 0
VID2 20 12 0
VID3 20 13 0
VID4 20 14 0
VID5 20 15 0
.MODEL T26 NMOS LAMBDA=. 02255 UO=680 TPG=1 TOX=.0711U
+XJ=.5U NSUB =4.008E14 RSH=48.92 PB = .871 CGSO =2 .9 1E-10
+CGDO=2.91E-10 CJ=1.77E-4 MJ=.5 CJSW=8. 85E-11 MJSW = .3
+LD=.2U LEVEL=2 VTO = .53 GAMMA = .2232 NSS
=4.758E11
.MODEL T280 NMOS LAMBDA=. 00155 UO=610 TPG=1 TOX=.0711U
+XJ=.5U NSUB =4.008E14 RSH=48.92 PB
=
.871 CGSO =2 .91E-10
+CCDO=2.91E-10 CJ=1.77E-4 MJ=.5 CJSW=8. 85E-11 MJSW
=
.3








.719 CGSO =4. 85E-10
+CCDO=4.85E-10 CJ=.958E-5 MJ=.5 CJSW=.958E-11 MJSW=. 3




.MODEL T480 PMOS LAMBDA
=
.
00184 UO=210 TPG=-1 TOX=.0711U
+XJ=1U NSUB =3.695E15 RSH=285.6 PB
=
.719 CGSO=4. 85E-12
+CCDO=4.85E-12 CJ=.958E-5 MJ=.5 CJSW=.958E-11 MJSW=.3
+LD=.6U LEVEL=2 VTO=-1.009 CAMMA
=
.7736 NSS=1.478E11
.WIDTH OUT = 80
.OP
.DC VDS 0 7.5. 183





*******02/09/86 ******** SPICE 2G.5 (10AUG81) ********16: 07:
17*****
IDS VS VDS FOR THE EK NMOS T280 TRANSISTORS
**** MOSFET MODEL PARAMETERS TEMPERATURE = 27.000 DEC C
***********************************************************************
T26 T280 T46 T480
TYPE NMOS NMOS PMOS PMOS
LEVEL 2.000 2.000 2.000 2.000
VTO 0.530 0.604 -1.070 -1.009
KP 3.30D-05 2.96D-05 1.02D-05 1.02D-05
GAMMA 0.223 0.251 0.665 0.774
PHI 0.529 0.529 0.644 0.644
LAMBDA 2.25D-02 1.55D-03 3.18D-02 1.84D-03
PB 0.871 0.871 0.719 0.719
CGSO 2.91D-10 2.91D-10 4.8 5D-10 4.8 5D-12
CGDO 2.91D-10 2.91D-10 4.85D-10 4.85D-12
RSH 48.920 48.920 285.600 285.600






















IDS VS VDS FOR THE.EK NMOS T2 8U TRANSISTORS











A r> i 4 f\
**
4.81ju-ud y .szdv-ud i.tmiv-vi 1.9^
0.000D+00 -2.826D-16 X
1.830D-01 1.792D-05 X = +*
3.660D-01 3.471D-05 0$ = + *
5.490D-01 5.039D-05 0$ +
7.320D-01 6.495D-05 0$ = + *
9.150D-01 7.842D-05 0$ = -+ *
1.098D+00 9.080D-05 0$ = + * .
1.281D+00 1.021D-04 0$ = + . *
1.464D+00 1.123D-04 0$ = + . *
1.647D+00 1.214D-04 0$ = + . *
1.830D+00 1.295D-04 0$ = + .
*
2.013D+00 1.365D-04 0$ = + .
*
,
2.196D+00 1.424D-04 0$ = + .
*
2.379D+00 1.472D-04 0$ = +
*
2.562D+00 1.510D-04 0$ = +
*
2.745D +00 1.536D-04 0$ = +
*
2.928D+00 1.553D-04 0$ = +
*
3.111D+00 1.558D-04 0$ = +
*
3.294D+00 1.559D-04 0$ = +
*
3.477D+00 1.559D-04 0$ = +
*
3.660D+00 1.560D-04 0$ = +
*
3.843D+00 1.560D-04 0$ = +
*





4.209D+00 1.561D-04 0$ = +
*
4.392D+00 1. 562D-04 0$ = +
*
4.575D +00 1.562D-04 0$ = +
*
4.758D+00 1.563D-04 0$ = , +
*













5.673D +00 1.565D-04 0$
= +
*
5. 856D+00 1.566D-04 0$
= +
*





























*******02/09/86 ******- SPICE 2G#5 (10ADG81) ********16.07.17^***
IDS VS VDS FOR THE EK NMOS T280 TRANSISTORS
**** OPERATING POINT INFORMATION TEMPERATURE = 27.000 DEC C
*********************** ************************************************
**** MOSFETS
Ml M2 M3 M4 M5
MODEL T280 T280 T280 T280 T280
ID 0.00D+00 0.00D+00 2.4 4D-2 6 1.96D-25 5.41D-25
VGS 0.000 1.000 2.000 3.000 4.000
VDS 0.000 0.000 0.000 0.000 0.000
VBS 0.000 0.000 0.000 0.000 0.000
VTH 0.602 0.602 0.602 0.602 0.602
VDSAT 0.000 0.346 1.247 2.170 3.105
GM 0.00D+00 0.00D+00 0.00D+00 0.00D +00 O.OOD+00
GDS 0.00D+00 1.18D-05 4.16D-05 7.14D-05 1.01D-04
GMB 0. 00D+00 0.00D+00 0.00D+0 0 0.00D+00 0.00D+00
CBD 2.44D-13 2.44D-13 2.44D-13 2.44D-13 2.44D-13
CBS 2.44D-13 2.44D-13 2.44D-13 2.44D-13 2.44D-13
CGSOVL 2.33D-14 2.3 3D-14 2.3 3D-14 2.33D-14 2.33D-14
CGDOVL 2.33D-14 2.33D-14 2.33D-14 2.3 3D-14 2.33D-14
CCBOVL 0.00D+00 0.00D+00 0.00D +00 0.00D +00 0.00D+00
CGS 0.00D+00 1.55D-12 1.55D-12 1.55D-12 1.55D-12
CGD 0.00D+00 1.55D-12 1.5 5D-12 1.5 5D-12 1.55D-12
CGB 3.09D-12 0.00D+00 0.00D+0 0 0.00D+00 0.00D +00
JOB CONCLUDED
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*******02/09/86 ******** SPICE 2G.5 (10AUG81) ********17: 23: 11*****
IDS. VS VDS FOR THE EK PMOS T46 TRANSISTORS
**** INPUT LISTINC TEMPERATURE = 27.000 DEC C
***********************************************************************
* C S BELL
*
VSUB 9 0 DC 4.7
VDS 20 0
VGS1 1 0 DC -2
VGS2 2 0 DC -3
VGS3 3 0 DC -4
VGS4 4 0 DC -5
VGS5 5 0 DC -6
Ml 11 1 0 9 T46 L=6U W=80U NRS=.l NRD=.l AD=1280P AS=1280P PD=192U
+PS=192U
M2 12 2 0 9 T46 L=6U W=80U NRS = .l NRD=.l AD=1280P AS=1280P PD=192U
+PS=192U
M3 13 3 0 9 T46 L=6U W=80U NRS=.l NRD=.l AD=1280P AS=1280P PD=192U
+PS=192U
M4 14 4 0 9 T46 L=6U W=80U NRS=.l NRD=.l AD=1280P AS=1280P PD=192U
+PS=192U
M5 15 5 0 9 T46 L=6U W=80U NRS=.l NRD=.l AD=1280P AS=1280P PD=192U
+PS=192U
VID1 20 11 0
VID2 2 0 12 0
VID3 20 13 0
VID4 2 0 14 0
VID5 20 15 0
.MODEL T2 6 NMOS LAMBDA = . 01750 UO=610 TPG=1 TOX=.0711U
+XJ=.5U NSUB =4.008E14 RSH=48.92 PB
=
.871 CGSO=2.91E-10
+CCDO=2.91E-10 CJ=1.77E-4 MJ=.5 CJSW=8. 85E-11 MJSW=.3
+LD=.2U LEVEL=2 VTO=.53 CAMMA=.2232 NSS=4.758E11
.MODEL T280 NMOS LAMBDA = . 00155 UO=610 TPG=1 TOX=. 0711U
+XJ=.5U NSUB=4.008E14 RSH=48.92 PB
=
.871 CGSO=2.91E-10
+CCDO=2.91E-10 CJ=1.77E-4 MJ=.5 CJSW=8 . 85E-11 MJSW
=
.3




.MODEL T46 PMOS LAMBDA = . 02750 00=178 TPG=-1
TOX=.0711U
+XJ=.8U NSUB =3.700E16 RSH=285.6 PB
=
.719 CGSO = 4 . 85E-10
+CGDO=4.85E-10 CJ=.958E-5 MJ=.5
CJSW=.958E-11 MJSW=. 3





.MODEL T480 PMOS LAMBDA
=
.
00155 UO=178 TPC=-1 TOX=.0711U
+XJ=.8U NSUB =3.700E16 RSH=285.6 PB
=
.719 CGSO =4. 85E-10







.DC VDS 0 -7.5 -.183
.PLOT DC I(VID5) KVID4) KVID3) I(VID2)
I (VID1)
+ (0,-1.43E-3)





,******02/09/86 ******** spiCE 2Q5 aoADG8ir;;****^n7:23:11^^
IDS VS VDS FOR THE EK PMOS T4 6 TRANSISTORS




VTO 0.530 0.604 -1.070 -1.009
KP 2.96D-05 2.96D-05 8.65D-06 8.65D-06
GAMMA 0.223 0.251 0.665 0.774
,PHI 0.529 0.529 0.763 0.763
LAMBDA 1.75D-02 1.55D-03 2.75D-02 1.55D-03
PB 0.871 0.871 0.719 0.719
CGSO 2.91D-10 2.91D-10 4.85D-10 4.85D-10
CGDO 2.91D-10 2.91D-10 4.85D-10 4.85D-10
RSH 48.920 48.920 285.600 285.600
CJ 1.77D-04 1.77D-04 9.58D-06 9.58D-06
MJ 0.500 0.500 0.500 0.500
CJSW 8.85D-11 8.85D-11 9.58D-12 9.58D-12
MJSW 0.300 0.300 0.300 0.300
TOX 7.11D-08 7.11D-08 7.11D-08 7.11D-08
NSUB 4.01D + 14 4.01D+14 3.70D+16 3.70D+16
NSS 4.76D+11 4.98D+11 1.29D+11 1.48D+11
TPG 1.000 1.000 -1.000 -1.000
XJ 5.00D-07 5.00D-07 8.00D-07 8.00D-07
LD 2.00D-07 2.00D-07 6.00D-07 6.00D-07
UO 610.000 610.000 178.000 178.000
*******02/09/86 ******** SPICE 2G.5 (10AUG81) ********17:2
3:11*****
IDS VS VDS FOR THE EK PMOS T46 TRANSISTORS
**** DC TRANSFER CURVES TEMPERATURE = 27.000 DEC C
***************************************** ******************************
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IDS VS VDS FOR THE EK PMOS T4 6 TRANSISTORS









(*+=$0) 1.430D-03 -1.073D-03 -7.150D-04 -3.575D-04 0.00(
0.000D+00 -6.517D-12
-1.830D-01 -1.019D-04 ^
-3.660D-01 -1.996D-04 # * + =










1-1.464D+00 -6.952D-04 m * + . = $




















































































* + . $
-6.771D +00 -1.299D-03
* + . $
-6.954D+00 -1.307D-03
* + . $
-7.137D+00 -1.315D-03
* + . $
-7.320D+00 -1.324D-03
* + . $
-7.503D+00 -1.332D-03
* + . $
****** *02/09/8 6 ******** - SPICE 2Gi5 (10AUG81) ******* *17:23:11*****
IDS VS VDS FOR THE EK PMOS T4 6 TRANSISTORS
**** OPERATING POINT INFORMATION TEMPERATURE = 2 7.000 DEG C
***********************************************************************
***'* MOSFETS
Ml M2 M3 M4 M5
MODEL T46 T46 T46 T4 6 T46
ID -1.82D-12 -1.82D-12 -1.82D-12 -1.82D-12 -1.82D-12
VGS -2.000 -3.000 -4.000 -5.000 -6.000
VDS 0.000 0.000 0.000 0.000 0.000
VBS 4.700 4.700 4.700 4.700 4.700
VTH -1.927 -1.927 -1.927 -1.927 -1.927
VDSAT -0.064 -0.953 -1.848 -2.748 -3.653
GM 0.00D+00 0.00D+0 0 O.O0D+00 0. OOD+0 0 0.00D+00
GDS 1.05D-05 1.5 5D-04 2.99D-04 4.43D-04 5.87D-04
GMB 0.00D+00 0. O0D+0 0 0.00D+0 0 0.00D+00 0.00D+00
CBD 5.47D-15 5.47D-15 5.47D-15 5.4 7D-15 5.47D-15
CBS 5.47D-15 5.47D-15 5.47D-15 5.47D-15 5.4 7D-15
CGSOVL 3.8 8D-14 3.8 8D-14 3.8 8D-14 3.88D-14 3.8 8D-14
CGDOVL 3.88D-14 3.88D-14 3.88D-14 3.88D-14 3.88D-14
CGBOVL O.OOD+00 0.00D+00 0.00D+00 O.OOD+00 0.0 0D+0 0
CGS 1.24D-13 1.22D-13 1.18D-13 1.15D-13 6.42D-14
CGD 3.3 0D-15 3.3 3D-14 4.8 7D-14 5.80D-14 1.13D-13
CCB 0.00D+00 0.00D+00 0.00D+0 0 0.00D+00
O.OOD+0 0
JOB CONCLUDED
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********>02/09/86 ********_ SPICE- 2G. 5 (10AUG81) - ********17: 16: 33*****
IDS VS VDS FOR THE EK PMOS T4 80 TRANSISTORS
INPUT LISTINC




jVSUB 9 0 DC 4.7
!VDS 20 0
VCS1 1 0 DC -2
VCS2 2 0 DC -3
VGS3 3 0 DC -4
VGS4 4 0 DC -5
VGS5 5 0 DC -6
Ml 11 1 0 9 T480 L=80U W=80U NRS=.l NRD=.l AD=1280P AS=1280P PD=192U
+PS=192U
M2 12 2 0 9 T480 L=80U W=80U NRS=.l NRD=.l AD=1280P AS=1280P PD=192U
+PS=192U
M3 13 3 0 9 T480 L=80U W=80U NRS=.l NRD=.l AD=1280P AS=1280P PD=192U
+PS=192U
,M4 14 4 0 9 T480 L=80U W=80U NRS=.l NRD=.l AD=1280P AS=1280P PD=192U
+PS=192U
M5 15 5 0 9 T480 L=80U W=80U NRS=.l NRD=.l AD=1280P AS=1280P PD=192U
+PS=192U
VID1 20 11 0
VID2 20 12 0
VID3 20 13 0
VID4 2 0 14 0
VID5 2 0 15 0
.MODEL T26 NMOS LAMBDA=. 01750 UO=610 TPG=1 TOX=.0711U
+XJ=.5U NSUB=4.008E14 RSH=48.92 PB = .871 CGSO=2 .91E-10
+CGDO=2.91E-10 CJ=1.77E-4 MJ=.5 CJSW=8. 85E-11 MJSW=. 3
+LD=.2U LEVEL=2 VTO=.53 GAMMA = .2232 NSS=4.758E11
.MODEL T280 NMOS LAMBDA=. 00155 UO=610 TPC=1 TOX=. 0711U
+XJ=.5U NSUB =4.008E14 RSH=48.92 PB = .871 CGSO=2 .91E-10
+CCDO=2.91E-10 CJ=1.77E-4 MJ=.5 CJSW=8. 85E-11 MJSW = . 3
+LD=.2U LEVEL=2 VTO = .604 GAMMA = .2509 NSS=4.983E11
+
.MODEL T46 PMOS LAMBDA =. 02000 UO=187 TPG=-1 TOX=. 0711U
+XJ=.8U NSUB =3.700E16 RSH=285.6 PB = .719 CGSO =4. 85E-10
+CCDO=4.85E-10 CJ=.958E-5 MJ = .5 CJSW=.958E-11 MJSW=.3
+LD = .6U LEVEL=2 VTO=-1.070 GAMMA = .6645 NSS=1.291E11
+
MODEL T480 PMOS LAMBDA = . 00155 UO=178 TPG=-1 TOX=. 0711U
+XJ=.8U NSUB =3.700E16 RSH=285.6 PB = .719 CGSO=4. 85E-10
+CCDO=4.85E-10 CJ=.958E-5 MJ=.5 CJSW=.958E-11 MJSW=. 3
+LD=.6U LEVL=2 VTO=-1.009 CAMMA = .7736 NSS=1.478E11
WIDTH OUT =8 0
OP
DC VDS 0 -7.5 -.183
plot dc i(vid5) i(vid4) i(vid3) i(vid2) i(vid1)
+ (o,-6 6e-o6)
.print dc i(vid5) i(vid4) i(vid3) i(vid2)
.END
*******02/09/86 ******** SPICE 2G. 5 (10AUG81)
- ********17: 16:
33*****
IDS. VS. VDS FOR THE EK PMOS T4 80 TRANSISTORS
**** MOSFET MODEL PARAMETERS TEMPERATURE = 27.000 DEC C
***********************************************************************
T26 T280 T46 T480
TYPE NMOS NMOS PMOS PMOS
LEVEL 2.000 2.000 2.000 2.000
VTO 0.530 0.604 -1.070 -1.009
KP 2.96D-05 2.96D-05 9.08D-06 8.65D-06
GAMMA 0.223 0.251 0.665 0.774
PHI 0.529 0.529 0.763 0.763
iLAMBDA 1.75D-02 1.55D-03 2.00D-02 1.55D-03
PB 0.871 0.871 0.719 0-719
CGSO 2.91D-10 2.91D-10 4.8 5D-10 4.8 5D-10
CGDO 2.91D-10 2.91D-10 4.85D-10 4.85D-10
RSH 48.920 48.920 285.600 285.600
CJ 1.77D-04 1.77D-04 9.58D-06 9.58D-06
MJ 0.500 0.500 0.500
0.500



















-SPICE 2G.5 (10AUG81) - ********17:16:33*****
IDS VS VDS FOR THE EK PMOS T4 80 TRANSISTORS
**** DC TRANSFER CURVES TEMPERATURE = 27.000 DEC C
***********************************************************************



















































































































































































































J-JJii VS VDo run IHt, fcK FMUS~T48b TRANSISTORS




























































































































*******02/09/86 ******** SPICE 2G.5 (10AUG81) ********17:16:33*****
IDS VS VDS FOR THE EK PMOS T4 80 TRANSISTORS
**** OPERATING POINT INFORMATION TEMPERATURE = 2 7.000 DEG C
***********************************************************************
**** MOSFETS
Ml M2 M3 M4 M5
MODEL T480 T480 T480 T480 T480
ID -1.82D-12 -1.82D-12 -1.82D-12 -1.82D-12 -1.82D-12
VGS -2.000 -3.000 -4.000 -5.000 -6.000
VDS 0.000 0.000 0.000 0.000 0.000
VBS 4.700 4.700 4.700 4.700 4.700
VTH -2.133 -2.133 -2.133 -2.133 -2.133
VDSAT 0.000 -0.748 -1.618 -2.494 -3.377
GM O.OOD+00 0. 00D+00 0.00D+00 O.OOD+00 0.00D+00
GDS O.OOD +00 7.61D-06 1.64D-05 2.52D-05 3.39D-05
GMB 0.00D+00 0. 00D+00 0 . 0 0D +0 0 0. 00D+00 0.00D+0 0
CBD 5.47D-15 5.4 7D-15 5.47D-15 5.4 7D-15 5.4 7D-15
CBS 5.47D-15 5.47D-15 5.47D-15 5.47D-15
5.47D-15
CGSOVL 3.88D-14 3.8 8D-14 3.8 8D-14 3.88D-14 3.88D-14
CCDOVL 3.88D-14 3.88D-14 3.88D-14 3.88D-14
3.88D-14
CGBOVL O.OOD+00 0.0 0D+00 O.OOD+00 O.OOD+00
0.00D +00
CCS 1.33D-12 2.01D-12 1.96D-12 1.91D-12
1.86D-12
CGD -3.94D-30 4.63D-13 7.4 7D-13
9.16D-13 1.0 3D-12
CCB 5.34D-13 O.OOD+0 0 O.OOD+0 0
O.OOD+00 0.00D+00
JOB CONCLUDED
TOTAL JOB TIME 0.19
APPENDIX C
PARAMETER EXTRACTION CALCULATIONS
This appendix contains the worksheets used to calculate Nss, Nsub,
Vf, and T, the body effect parameter. For the techniquess applied
in these calculations, refer to pages 24-28 in the report. These
worksheets are generated by a software package, Formula One, for
the IBM PC . Formula One is a general purpose spreadsheet program
that offers iterative equation solving, curve fitting, and
regression analysis. It is list-oriented, and data can be
transferred to or from Lotus 123 spreadsheets. Formula One is
supported by Alloy Computer Products, Inc., 100 Pennsylvania
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* Vt=0ms-q*Nss/Cox-2*Phi_f-2/Cox* (q*Esi *E0*Nsub*Phi > -.
* NSUB=1/ (q*un*rho)







































. 25835 1 503 1
1.602E-19



























atam/cm3 Calc for comparison
l/cm3 intrinsic czs.rrier conci
Ohm/sq Sheet resistance
Volt kT/q
cm2/Vsec IM-ch mobility, Vds=10,
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Body Effect n-channel SOu x80u
Vsub Vt
gamma














































I NSUB 4 . 0 1 E 1 4
I ni 1.45E10
0 rho 25.51897818
I kb . 025256












I Om 4. 1
I Chi 4. 15
I Eg 1. 12
0 Cox . 0000000485
D Eox 3. 45306E-13













Dsp Unit Cal Unit Comments
Fermi potential
Electron c har g e
atom/cm3 atom/c;T,3 Calc fcr comparison





cm2/Vsec N-ch mobility, Vds=10,
cm2 /Vsec P-ch mob i 1 i ty , Vd
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* Vsubstrate=Sn* (Sn#Vtp) '-. 5-Cp
St Name Value
d Phi f .3143885011
I q 1.602E-19
0 NSUB 7.96483087E12
I ni 1 . 45E 1 0
I rho 3732












0 Oms -. 29561 i49ee
I Om 4. 1
I Chi 4. 15
I Eg 1. 12
0 Cox . 0000000485
0 Eox 3.45306E-13










Dsp Unit Cal Unit Comments
Fermi potential
Electron charge
atom/cm3 atom/cm3 Cal c for comparison
l/cm3 l/cm3 intrinsic carrier cor,
Ohm/sq Ohm/sq Sheet resistance
Volt Volt kT/q
cm2/Vsec N-ch mobility, Vds=lC














































































-=== Equation Sheet ===
*
0ms=0m- (Chi +Eg/2-Phi )
* Eo:<=Erx*E0
* Cox=Eox/to:<
* Vt=0ms-q*Nss/Cox-2*Phi_f-2/Cox* (q*Esi*EO*Nsub*Phi )
* NSUB=1/ <q*up*rho)
* Phi_f=kb*ln (Nsub/ni )
* Vtp=(Vsubl+2*Phi_f )
* Sn=sign(Vtp)
* Cp=(2*Phi_f ) -.5



















0 Oms -- 29561 14988
r Om 4. 1
i Chi 4. 15
i Eg 1. 12
D Cox . 0000000485
0 Eox 3.45306E-13




















atom/cm3 Calc for comparison























Si 1 i con
Nsub calculation
gamma Nsub
-.22324 3.542E 14") t/JH
-.25090 4.474E
i4j^0xl
-.66448 3.138E 157 tS
-




















Value Dsp Unit Cal Unit Comments
1.602E-19 Electron charge







Calculation of surface states
Vt Nss
regressed calculated
.530 -4.758E 11 T-2 U>^























Vsubstrats=Sr! (Sn*Vtp ) ". 5Cp
St Name Value Dsp Unit Cal Unit Comments
0 Phi_f .2583515081 Fermi potential
I q 1.602E-19
Electron charge
0 NSUB 8.21341743E14 atom/cm3 atom/cm.3 Calc for
comparison
I ni 1.45E10 l/cm-3 l/cm3
intrinsic carrier <za:
t f-ha 10 Ohm/sq Ohm/sq Sheet resistance
I kb .025256 Volt Volt kT/q




















Q Cox - 0000000485
0 Eox 3.45306E-13













meas j.^eme.n t s
measu emen ts
measurements











Si 1 i con
APPENDIX D
GATE CLOCK TIMING SPICE SIMULATIONS
,#####?06/2
1/86- ******** SPICE 26.5 (10AUB81) *****#**10: 29:21*****
TRANSMISSION SATE WITH EK TRANSISTORS Figure 28
INPUT LISTING TEMPERATURE = 27.000 DEG C
###**************************##*****^
t FEEDTHROUGH ANALYSIS
* C S BELL
*
VNWELL 1 2 DC O
VSRC 2 0 DC 0
VGN 5 0 PULSE (-1 5 1E-6 1E-12 1E-12 2.9E-6 3.5E-6)
VGP 4 0 DC 1
VID 3 6 DC O
Ml 3 5 2 O T280 L=80U W=80U NRS=. 1 NRD=. 1 AD=1280P AS=1280P PD=192U
+ PS=192U
M2 3 4 2 1 T480 L=80U W=80U NRS=. 1 NRD=. 1 AD=1280P AS=1280P PD=192U
+ PS=192U
CI 6 0 50P
Rl 6 0 75K
.MODEL T26 NMOS LAMBDA=.0175 U0=610 TPG=1 T0X=.0711U
+XJ=.5U NSUB=4.008E14 RSH=48.92 PB=.B71 CGS0=2. 91E-10
+CGDO=2.91E-10 CJ=1.77E-4 MJ=.5 CJSW=8. 85E-1 1 MJSW=.3
+LD=.2U LEVEL=2 VT0=.53 GAMMA=.2232 NSS=4.758E11
.MODEL T280 NMOS LAMBDA=. 00155 U0=610 TPG=1 T0X=.0711U
+XJ=.5U NSUB=4.008E14 RSH=48.92 PB=.B71 CGS0=2. 91E-10
+CGDO=2.91E-10 CJ=1.77E-4 MJ=.5 CJSW=8. 85E-1 1 MJSW=.3
+LD=.2U LEVEL=2 VT0=.604 GAMMA=.2509 NSS=4.983E11
+
.MODEL T46 PMOS LAMBDA=.0275 U0=178 TPG=-1 T0X=.0711U
+XJ=.8U NSUB=3.7E16 RSH=285.6 PB=.719 CGS0=4.B5E-10




MODEL T480 PMOS LAMBDA=. 00155 U0=178 TPG=-1 T0X=.0711U
+XJ=.8U NSUB=3.7E16 RSH=285.6 PB=.719 CGS0=4. 85E-10






.PLOT TRAN V(6> V(5)
.END
t##*##*06/21/B6 ******** SPICE 2G. 5 (10AUG81) ********10: 29: 21*****
TRANSMISSION GATE WITH EK TRANSISTORS Figure 28
MOSFET MODEL PARAMETERS TEMPERATURE = 27.000 DEG C
##*********************************************************************
T26 T280 T46 T480
TYPE NMOS NMOS PMOS PMOS
LEVEL 2.000 2.000 2.000 2.000
VTO 0.530 0.604 -1.070 -1.009
KP 2.96D-05 2. 96D-05 B.65D-06 8.65D-06
GAMMA 0.223 0.251 0.665 0.774
PHI 0.529 0.529 0.763 0.763
LAMBDA 1 . 75D-02 1. , 55D-03 2.75D-02 1 . 55D-03
PB 0.871 0.871 0.719 0.719
CGSD 2.91D-10 2..91D-10 4.85D-10 4.B5D-10
CGDO 2.91D-10 2. 91D-10 4.85D-10 4.85D-10
RSH 48.920 48.920 285.600 285.600
CJ 1 . 77D-04 1., 77D-04 9.58D-06 9.58D-06
MJ 0.500 0.500 0.500 0.500
CJSW 8.85D-11 8., 85D-11 9.58D-12 9.58D-12
mjsw 0.300 0.300 0.300 0.300
tox 7- 11D-08 7., 11D-08 7- 11D-08
7- 11D-08
NSUB 4.01D+14 4,.01D+14 3.70D+16 3.70D+16
NSS 4.76D+11 4,. 98D+11 1.29D+11 1.48D+11
TPG 1.000 l.OOO -1.000 -1.000
XJ 5.00D-07 5.. 00D-07 8.00D-07 8.00D-07
LD 2.00D-07 . 00D-07 6.00D-07 6.00D-07
UD 610.000 610.000 178. OOO 178.000
*****06/21/86 ****??*? SPICE 26. 5 (10AUG81) ******** 10: 29: 21*****
TRANSMISSION 6ATE WITH EK TRANSISTORS Figure 28
INITIAL TRANSIENT SOLUTION TEMPERATURE = 27.000 DE6 C
###*##*#**********##**#****##^##^^#####^#########^#^#^#^###
NODE V0LTA6E NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE
( 3) 0.0000 ( 4) l.OOOO(
1) 0.0000 ( 2) 0.0000








TOTAL POWER DISSIPATION O.OOD+00 WATTS
#****#*06/21/86 ******** SPICE 2G.5 (10AUG81) ******** 10: 29: 21*****
TRANSMISSION GATE WITH EK TRANSISTORS Figure 28









1/86. ******** SPICE 2G. 5 (10AUG81) ********10: 29: 21*****
TRANSMISSION GATE WITH EK TRANSISTORS Figure 28


















































































O.OOOD+OO 5.000D-02 l.OOOD-Ol 1.500D-01





























t##****06/21/86 ******** SPICE 26.5 (10AU6B1) ********10:35:02*****
TRANSMISSION 6ATE WITH EK TRANSISTORS Figure 29
INPUT LIST INS TEMPERATURE = 27.000 DEG C
?*##*******************************###****#***#^#####^<*****
* FEEDTHROUGH ANALYSIS
# C S BELL
*
VNWELL 1 2 DC O
VSRC 2 O DC O
VGP 4 0 PULSE (1 -6.5 1E-6 1E-12 1E-12 2.5E-6 3.5E-6)
VGN 5 0 DC O
VID 3 6 DC 0
Ml 3 5 2 O T280 L=80U W=80U NRS=. 1 NRD=. 1 AD=1280P AS=1280P PD=192U
+ PS=192U
M2 3 4 2 1 T4B0 L=80U W=80U NRS=. 1 NRD=. 1 AD=1280P AS=1280P PD=192U
+ PS=192U
CI 6 0 50P
Rl 6 0 75K
.MODEL T26 NMOS LAMBDA=.0175 U0=610 TPG=1 T0X=.0711U
+XJ=.5U NSUB=4.008E14 RSH=48.92 PB=.871 CGS0=2. 91E-10
+CGDO=2.91E-10 CJ=1.77E-4 MJ=.5 CJSW=8. 85E-1 1 MJSW=.3
+LD=.2U LEVEL=2 VTO=.53 GAMMA=.2232 NSS=4.758E11
MODEL T280 NMOS LAMBDA=. 00155 UQ=610 TPG=1 T0X=.0711U
+XJ=.5U NSUB=4.008E14 RSH=48.92 PB=.B71 CGS0=2. 91E-10
+CGD0=2.91E-10 CJ=1.77E-4 MJ=.5 CJSW=8.B5E-11 MJSW=.3
+LD=.2U LEVEL=2 VT0=.604 GAMMA=.2509 NSS=4.983E11
+
.MODEL T46 PMOS LAMBDA=-0275 U0=178 TPG=-1 T0X=.0711U
+XJ=.8U NSUB=3.7E16 RSH=285.6 PB=.719 CGS0=4. B5E-10
+CGD0=4.85E-10 CJ=.958E-5 MJ=.5 CJSW=. 958E-1 1 MJSW=.3
+LD=.6U LEVEL=2 VTO=-1.070 GAMMA=.6645 NSS=1.291E11
+
MODEL T480 PMOS LAMBDA=.00155 U0=17B TPG=-1 T0X=.0711U
+XJ=.8U NSUB=3.7E16 RSH=285.6 PB=.719 CGS0=4. 85E-10
+CGDO=4.85E-10 CJ=.958E-5 MJ=.5 CJSW=. 958E-1 1 MJSW=.3




PLOT TRAN V(6) V(4)
END
###*#**06/21/86 ******** SPICE 2G.5 (10AU681) ********10: 35: 02*****
TRANSMISSION BATE WITH EK TRANSISTORS Figure 29
MOSFET MODEL PARAMETERS TEMPERATURE = 27.000 DEB C
#*#*******************************************************************
T26 T280 T46 T480
TYPE NMOS NMOS PMOS PMOS
LEVEL 2.000 2.000 2.000 2.000





GAMMA 0.223 0.251 0.665 0.774
PHI 0.529 0.529 0.763 0.763
LAMBDA 1 . 75D-02 1.. 55D-03 2.75D-02 1 . 55D-03
PB 0.B71 0.871 0.719 0.719
CGSO 2.91D-10 2,.91D-10 4.85D-10 4.85D-10
CGDO 2.91D-10 2. 91D-10 4.85D-10 4.85D-10
RSH 4B.920 48.920 285.600 285.600
CJ 1 . 77D-04 1., 77D-04 9.58D-06 9.58D-06
MJ 0.500 0.500 0.500 0.500
CJSW B.85D-11 8.. B5D-11 9.58D-12 9.58D-12
MJSW 0.300 0.300 0.300 0.300
TOX 7. 11D-08 7.. 11D-08 7. 11D-08 7. 11D-08
NSUB 4.01D+14 4 .01D+14 3.70D+16 3.70D+16
NSS 4.76D+11 4,. 98D+11 1.29D+11 1.48D+11
TPG 1.000 1 . 000 -1.000 -1.000
XJ 5-OOD-07 5 . 00D-07 B.00D-07 B.00D-07
LD 2.00D-07 o . 00D-07 6.00D-07 6.00D-07
UO 610. OOO <blO.OOO 178. OOO 178.000
<hhhhhhK>6/21/86 ******** SPICE 26.5 (10AU681) ********!O: 35: 02*****
TRANSMISSION 6ATE WITH EK TRANSISTORS Figure 29
INITIAL TRANSIENT SOLUTION TEMPERATURE = 27.000 DEB C
***************************************************##^##^###^^##
NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE
< 3) 0.0000 ( 4) 1.0000
( 1) 0.0000 ( 2) 0.0000








TOTAL POWER DISSIPATION O.OOD+OO WATTS
?******06/21/86 ******** SPICE 2G.5 (10AUG81) ******+*10: 35: 02*****
TRANSMISSION GATE WITH EK TRANSISTORS Figure 29









###****06/21/86^******* SPICE 26>5 (10AIJG81) *^^10:35:02*****
TRANSMISSION GATE WITH EK TRANSISTORS Fiaure -?9


















































































































#####**06/21/86 ******** SPICE 26. 5 (10AU681) ********10: 39: 02*****
TRANSMISSION BATE WITH EK TRANSISTORS Figure 30





VNWELL 1 2 DC O
VSRC 2 0 DC O
VGP 4 0 PULSE (1 -6.5 1E-6 1E-12 1E-12 2.5E-6 3.5E-6)
VGN 5 0 PULSE (-1 5 . 6E-6 1E-12 1E-12 2.9E-6 3.5E-6)
VID 3 6 DC O
Ml 3 5 2 0 T2B0 L=80U W=80U NRS=. 1 NRD=. 1 AD=1280P AS=1280P PD=192U
PS=192U
T480 L=BOU W=80U NRS=. 1 NRD=. 1 AD=12B0P AS=1280P PD=192U
PS=192U
+
M2 3 4 2 1
+
CI 6 0 50P
Rl 6 0 75K
.MODEL T26 NMOS LAMBDA=.0175 U0=610 TPG=1 T0X=.0711U
+XJ=.5U NSUB=4.008E14 RSH=48.92 PB=.B71 CGS0=2. 91E-10
+CGDO=2.91E-10 CJ=1.77E-4 MJ=.5 CJSW=8. 85E-11 MJSW=.3
+LD=.2U LEVEL=2 VT0=.53 GAMMA=.2232 NSS=4.758E11
.MODEL T280 NMOS LAMBDA=. 00155 U0=610 TPB=1 T0X=.0711U
+XJ=.5U NSUB=4.008E14 RSH=48.92 PB=.871 CGS0=2. 91E-10
+CGDO=2.91E-10 CJ=1.77E-4 MJ=. 5 CJSW=8.85E-1 1 MJSW=.3
+LD=.2U LEVEL=2 VT0=.604 GAMMA=.2509 NSS=4.9B3E11
+
.MODEL T46 PMOS LAMBDA=.0275 U0=178 TPB=-1 T0X=.0711U
+XJ=.BU NSUB=3.7E16 RSH=285.6 PB=.719
CGS0=4.B5E-10
+CGDO=4.85E-10 CJ=.958E-5 MJ=.5 CJSW=. 958E-1 1
MJSW=.3
+LD=.6U LEVEL=2 VT0=-1.070 GAMMA=.6645
NSS=1.291E11
+
MODEL T480 PMOS LAMBDA=. 00155 U0=178
TPB=-1 T0X=.0711U
+XJ=.BU NSUB=3.7E16 RSH=285.6 PB=.719
CBS0=4.85E-10
+CGD0=4.B5E-10 CJ=.958E-5 MJ=.5 CJSW=.
958E-1 1 MJSW=.3





PLOT TRAN VC6) V(5) V(4)
.END
#######06/21/86 ******** SPICE 26.5 (10AU681) ********10:39: 02*****
TRANSMISSION BATE WITH EK TRANSISTORS Figure 30
MOSFET MODEL PARAMETERS TEMPERATURE = 27.000 DEG C
?ft*********************************************************************
T26 T280 T46 T480
TYPE NMOS NMOS PMOS PMOS
LEVEL 2.000 2.000 2.000 2.000
VTD 0.530 0.604 -1.070 -1.009
KP 2.96D-05 2. 96D-05 8.65D-06 8.65D-06
GAMMA 0.223 0.251 0.665 0.774
PHI 0.529 0.529 0.763 0.763
LAMBDA 1 . 75D-02 1..55D-03 2.75D-02 1 . 55D-03
PB 0.B71 0.e71 0.719 0.719
CGSO 2.91D-10 2,.91D-10 4.85D-10 4.B5D-10
CGDO 2.91D-10 2. 91D-10 4.85D-10 4.85D-10
RSH 48.920 48.920 285.600 285.600
CJ 1 . 77D-04 1., 77D-04 9.58D-06 9.58D-06
MJ 0.500 0.500 0.500 0.500
CJSW B.B5D-11 8., 85D-11 9.58D-12 9.58D-12
MJSW 0.300 0 . 300 0.300 0.300
TOX 7. 11D-08 7.. 11D-08 7. 11D-08 7. 11D-08
NSUB 4.01D+14 4,.01D+14 3.70D+16 3.70D+16
NSS 4.76D+11 4,. 9BD+11 1.29D+11 1.4BD+11
TPG 1.000 1 . 000 -1.000 -1.000
XJ 5.00D-07 5,. 00D-07 8.00D-07 8.00D-07
LD 2.0OD-O7 . 00D-07 6.00D-07 6.00D-07
UO 610. OOO 610.000 178.000
178.000
ft*****06/21/86 ******** SPICE 2B>5 (10AUGai) #l0l39:02###w
TRANSMISSION GATE WITH EK TRANSISTORS Figure 30
INITIAL TRANSIENT SOLUTION TEMPERATURE = 27.000 DEG C
??**#*************************************^^#^#^####^#^^^####^^^
MODE VOLTAGE NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE
( 1) 0.0000 ( 2) 0.0000 ( 3) 0.0000 ( 4) 1 . OOOO








TOTAL POWER DISSIPATION O.OOD+00 WATTS
#****06/21/86 ******** SPICE 2G.5 (10AUG81) ********10: 39: 02*****
TRANSMISSION GATE WITH EK TRANSISTORS Figure 30











******** SPICE 26.5 (10AU681) ********10: 39: 02*****
TRANSMISSION 6ATE WITH EK TRANSISTORS Figure 30




















































































D-01 -5.000D-02 O.OOOD+OO 5.000D-02 1.0O0D-O1
D+00 O.OOOD+OO 2. OOOD+OO 4. OOOD+OO 6. OOOD+OO






























































H*****06/21/86 ******** SPICE 26.5 (10AUB81) ********10: 42:08*****
TRANSMISSION GATE WITH EK TRANSISTORS Figure 31
INPUT LISTING TEMPERATURE = 27.000 DEG C
??ft********************************************************************
# FEEDTHROUGH ANALYSIS
# C S BELL
VNWELL 1 2 DC O
VSRC 2 0 DC 0
VGP 4 0 PULSE (1 -6.5 1E-11 1E-12 1E-12 2.5E-6 3.5E-6)
VGN 5 0 PULSE (-1 5 1E-11 1E-12 1E-12 2.9E-6 3.5E-6)
VID 3 6 DC O
Ml 3 5 2 0 T280 L=80U W=BOU NRS=. 1 NRD=. 1 AD=1280P AS=1280P PD=192U
+ PS=192U
M2 3 4 2 1 T480 L=80U W=80U NRS=. 1 NRD=. 1 AD=1280P AS=1280P PD=192U
+ PS=192U
CI 6 0 50P
Rl 6 0 75K
.MODEL T26 NMOS LAMBDA=.0175 UQ=610 TPG=1 T0X=.0711U
+XJ=.5U NSUB=4.008E14 RSH=48.92 PB=.871 CGS0=2. 91E-10
+CGDO=2.91E-10 CJ=1.77E-4 MJ=.5 CJSW=8. 85E-1 1 MJSW=.3
+LD=.2U LEVEL=2 VT0=.53 GAMMA=.2232 NSS=4.758E11
.MODEL T280 NMOS LAMBDA=. 00155 U0=610 TPG=1 T0X=.0711U
+XJ=.5U NSUB=4.008E14 RSH=48.92 PB=.B71 C6S0=2.
91E-10
+CGDCN2.91E-10 CJ=1.77E-4 MJ=.5 CJSW=B.85E-1 1
MJSW=.3
+LD=.2U LEVEL=2 VT0=.604 GAMMA=.2509
NSS=4.9B3E11
+
-MODEL T46 PMOS LAMBDA=.0275 UQ=178 TPB=-1
T0X=.0711U
+XJ=.8U NSUB=3.7E16 RSH=285.6 PB=.719 CGS0=4.
B5E-10
+CGD0=4.85E-lO CJ=.958E-5 MJ=.5 CJSW=.
958E-1 1 MJSW-.3
+LD=.6U LEVEL=2 VTO=-1.070 GAMMA=.6645
NSS=1.291E11
+
-MODEL T480 PMOS LAMBDA=. 00155 U0=178
TPG=-1 T0X=.0711U
+XJ=.8U NSUB=3.7E16 RSH=285.6 PB=.719
CBS0=4. 85E-10







PLOT TRAN V(6) V(5) V(4)
END
rt##***06/21/86 ******** SPICE 26.5 (10AU681) ********10: 42: 08*****
TRANSMISSION BATE WITH EK TRANSISTORS Figure 31
MOSFET MODEL PARAMETERS TEMPERATURE = 27.000 DE6 C
#ft********************************************************************
T26 T280 T46 T480
TYPE NMOS NMOS PMOS PMOS
LEVEL 2.000 2.000 2.000 2.000
VTO 0.530 0.604 -1.070 -1.009
KP 2. 96D-05
-> 96D-05 8.65D-06 B.65D-06
GAMMA 0.223 0.251 0.665 0.774
PHI 0.529 0.529 0.763 0.763
LAMBDA 1., 75D-02 1.. 55D-03 2.75D-02 1 . 55D-03




CGDO 2. 91D-10 2. 91D-10 4.85D-10 4.85D-10
RSH 48.920 48.920 285.600 285.600
CJ 1., 77D-04 1..77D-04 9.58D-06 9.58D-06
MJ 0.500 0.500 0.500 0.500
CJSW 8. 11. 8., 85D-11 9.58D-12 9.58D-12
MJSW 0.300 0.300 0.300 0.300
TOX 7,. 11D-08 7.. 11D-OS 7. 11D-08 7. 11D-08
NSUB 4,.01D+14 4,.01D+14 3.70D+16 3.70D+16
NSS 4,.76D+11 4,. 98D+11 1.29D+11 1.48D+11
TPG l.OOO l.OOO -1.000 -1.000
XJ 5,. 00D-07 5,. 00D-07 8.00D-07 8.00D-07
LD 2,. 00D-07 -> . 00D-07 6.00D-07 6.00D-07
UO 610.000 610. OOO 178.000 178.000
*****06/21/86 ******** SPICE 2B.5 U0AUB81) ********10: 42: 08*****
TRANSMISSION BATE WITH EK TRANSISTORS Figure 31
INITIAL TRANSIENT SOLUTION TEMPERATURE = 27.000 DEB C
#**#**************************************#***#***^#*^^#^^#####
NODE VOLTABE NODE VOLTASE NODE VOLTAGE NODE VOLTAGE
( 1) 0.0000 ( 2) 0.0000 ( 3) 0.0000 ( 4) 1.0000








TOTAL POWER DISSIPATION O.OOD+00 WATTS
##**##*06/21/86 ******** SPICE 2G.5 (10AUG81) ********10: 42: 08*****
TRANSMISSION GATE WITH EK TRANSISTORS Figure 31









####***06/21/86 ******** SPICE 26.5 (10AU681) ********10: 42: 08*****
TRANSMISSION BATE WITH EK TRANSISTORS Figure 31























-2.000D-02 O.OOOD+OO 2.000D-02 4.000D-02 6.000D-02
-2. OOOD+OO O.OOOD+OO 2. OOOD+OO 4. OOOD+OO 6. OOOD+OO




































































































3.900D-10 -6.485D-03 . *=
ij,!oOOD-10 -6.489D-03 . *=
JOB CONCLUDED
TOTAL JOB TIME 0.53
*****06/21/86 ******** SPICE 26. 5 UOAUGBl) ********10: 46: 41*****
TRANSMISSION BATE WITH EK TRANSISTORS Figure 32
INPUT LISTINB
TEMPERATURE = 27.000 DEG C
*******************************************^****^^^##^#1Hf***
? FEEDTHROUGH ANALYSIS
? C S BELL
*
VNWELL 1 2 DC O
VSRC 2 0 DC O
VGP 4 0 PULSE (O -6.0 . 5E-9 2. 10E-9 1E-10 2.5E-6 3.5E-6)
VGN 5 0 PULSE (-.4 5.6 . 5E-9 2.25E-9 1E-10 2.5E-6 3.5E-6)
VID 3 6 DC 0
Ml 3 5 2 0 T280 L=80U W=80U NRS=. 1 NRD=. 1 AD=1280P AS=1280P PD=192U
PS=192U
T4B0 L=80U W=BOU NRS=. 1 NRD=. 1 AD=12BOP AS=1280P PD=192U
PS=192U
+
M2 3 4 2 1
+
CI 6 0 50P
Rl 6 0 75K
.MODEL T26 NMOS LAMBDA=.0175 U0=610 TPG=1 T0X=.0711U
+XJ=.5U NSUB=4.00BE14 RSH=4B.92 PB=.871 CGS0=2. 91E-10
+CGDO=2.91E-10 CJ=1.77E-4 MJ=.5 CJSW=8. 85E-1 1 MJSW=. 3
+LD=.2U LEVEL=2 VT0=-53 GAMMA=.2232 NSS=4.758E11
-MODEL T280 NMOS LAMBDA=. 00155 U0=610 TPG=1 T0X=.0711U
+XJ=.5U NSUB=4.008E14 RSH=48.92 PB=.B71 CGS0=2. 91E-10
+CGDO=2.91E-10 CJ=1.77E-4 MJ=.5 CJSW=8. 85E-1 1 MJSW=.3
+LD=.2U LEVEL=2 VT0=.604 BAMMA=.2509 NSS=4.983E11
+
MODEL T46 PMOS LAMBDA=.0275 U0=17B TPG=-1 T0X=.0711U
+XJ=.8U NSUB=3.7E16 RSH=285.6 PB=.719 CGS0=4.85E-10
+CGDO=4.85E-10 CJ=.958E-5 MJ=.5 CJSW=. 958E-1 1 MJSW=.3
+LD=.6U LEVEL=2 VTO=-1.070 BAMMA=.6645 NSS=1.291E11
+
.MODEL T4S0 PMOS LAMBDA=. 00155 U0=178 TPB=-1 T0X=.0711U
+XJ=.BU NSUB=3.7E16 RSH=285.6 PB=.719 CBS0=4. 85E-10
+CGDO=4.B5E-10 CJ=.958E-5 MJ= .5 CJSW=. 958E-1 1 MJSW=.3




PLOT TRAN V(6j V(5) V(4)
END
,###***06/21/86 ******** SPICE 26.5 (10AUBB1) ********10: 46: 41*****
TRANSMISSION BATE WITH EK TRANSISTORS Figure ;
MOSFET MODEL PARAMETERS TEMPERATURE = 27.000 DEG C
#**#**************************??**?**???#****************************
T26 T280 T46 T480
TYPE NMOS NMOS PMOS PMOS
LEVEL 2.000 2.000 2. OOO 2.000
VTO 0.530 0.604 -1.070 -1.009
KP 2. 96D-05 2. 96D-05 8.65D-06 8.65D-06
GAMMA 0.223 0.251 0.665 0.774
PHI 0.529 0.529 0.763 0.763
LAMBDA 1.. 75D-02 1.. 55D-03 2.75D-02 1 . 55D-03
PB 0.871 0.871 0.719 0.719
CGSO 2..91D-10 2.91D-10 4.B5D-10 4.85D-10
CGDO 2. 91D-10 2. 91D-10 4.85D-10 4.85D-10
RSH 48.920 48.920 285.600 285.600
CJ 1., 77D-04 1., 77D-04 9.58D-06 9.5BD-06
MJ 0.500 0.500 0.500 0.500
CJSW 8., 85D-11 8.,
BSD-11 9.58D-12 9.58D-12
MJSW 0.300 0.300 0.300 0.300
TOX 7., 1 ID-OS 7. . 11D-08 7. 11D-OB 7- 11D-0B
NSUB 4,.01D+14 4,.010+14 3.70D+16 3.70D+16
NSS 4..76D+11 4..98D+11 1.29D+11 1.4BD+11
TPB 1.000 l.OOO -1.000 -1.000
XJ 5., 00D-07 5., 00D-07 8.00D-07 8.00D-07
LD 2.. 0OD-O7 2.. 00D-07 6.00D-07 6.00D-07
UO 610. OOO 610.000 17B.000 178.000
#*****06/21/86 ******** SPICE 26. 5 (10AU6B1) ********10: 46: 41*****
TRANSMISSION BATE WITH EK TRANSISTORS Figure 32





NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE









TOTAL POWER DISSIPATION O.OOD+OO WATTS
*******06/21/86 ******** SPICE 2B.5 (10AUG81) ********10: 46: 41*****
TRANSMISSION GATE WITH EK TRANSISTORS Figure 32










******** SPICE 26.5 (10AU681) ******** 10: 46: 41*****
TRANSMISSION BATE WITH EK TRANSISTORS Figure 32

























































































-5.000D-03 O.OOOD+OO 5.OO0D-03 1 . O00D-O2
O.OOOD+OO 2. OOOD+OO 4. OOOD+OO 6. OOOD+OO


































































































TOTAL JOB TIME 1.36
ft*****06/21/86 ******** SPICE 26. 5 (10AU6B1) ********10: 49: 58*****
TRANSMISSION BATE WITH EK TRANSISTORS Figure 33
INPUT LISTINB






VNWELL 1 2 DC 0
VSRC 2 0 DC 0
VGP 4 0 PULSE (0 -6.0 .5E-9 2E-9 1E-10
VGN 5 0 PULSE (-..4 5.6 .53E-9 2E-9 1E-10
VID 3 6 DC 0
Ml 3 5 2 0 T280 L=80U W=80U NRS=. 1 NRD=
+ PS=192U
M2 3 4 2 1 T480 L=B0U W=80U NRS=. 1 NRD=
+ PS=192U
CI 6 0 50P
Rl 6 0 75K
2.5E-6 3.5E-6)
2.5E-6 3.5E-6)
1 AD=1280P AS=1280P PD=192U
1 AD=1280P AS=1280P PD=192U
MODEL T26 NMOS LAMBDA=.017S U0=610 TPG=1 T0X=.0711U
+XJ=.5U NSUB=4.008E14 RSH=48.92 PB=.B71 CGS0=2. 91E-10
+CGDO=2.91E-10 CJ=1.77E-4 MJ=.5 CJSW=8. 85E-1 1 MJSW=-3
+LD=.2U LEVEL=2 VT0=.S3 GAMMA=.2232 NSS=4.758E11
-MODEL T2B0 NMOS LAMBDA=. 00155 U0=610 TPB=1 T0X=.0711U
+XJ=.5U NSUB=4.008E14 RSH=48.92 PB=.B71 CSSQ=2. 91E-10
+CGDO=2.91E-10 CJ=1.77E-4 MJ=.5 CJSW=B. 85E-1 1 MJSW=.3
+LD=.2U LEVEL=2 VT0=.604 GAMMA=.2S09 NSS=4.983E11
+
MODEL T46 PMOS LAMBDA=.0275 U0=178 TPB=-1 T0X=.0711U
+XJ=.8U NSUB=3.7E16 RSH=2B5.6 FB=.719 CBS0=4. B5E-10
+CGD0=4.85E-lO CJ=.958E-5 MJ=.5 CJSW=. 958E-1 1 MJSW=.3
+LD=.6U LEVEL=2 VTO=-1.070 GAMMA=.6645 NSS=1.291E11
+
.MODEL T480 PMOS LAMBDA=. 00155 U0=178 TPG=-1 T0X=.0711U
+XJ=.8U NSUB=3.7E16 RSH=285.6 PB=.719 CGS0=4. 85E-10
+CGDO=4.B5E-10 CJ=.958E-5 MJ=.5 CJSW=. 95BE-1 1 MJ3W=.3




PLOT TRAN V(6) V(5) V(4)
.END
####***06/21/86 ******** SPICE 2G.5 (10AU6B1) ********10: 49: 58*****
TRANSMISSION BATE WITH EK TRANSISTORS Figure 33
MOSFET MODEL PARAMETERS TEMPERATURE = 27.000 DEB C
##***************************************?*********?*?*******?*?*****#*
T26 T2B0 T46 T480
TYPE NMOS NMOS PMOS PMOS
LEVEL 2.000 2. OOO 2.000 2.000
VTO 0.530 0.604 -1.070 -1.009
KP 2. 96D-05 2. 96D-05 8.65D-06 B.65D-06
GAMMA 0.223 0.251 0.665 0.774
PHI 0.529 0.529 0.763 0.763
LAMBDA 1.. 75D-02 1., 55D-03 2.75D-02 1 . 55D-03




CGDO 2. 91D-10 2. 91D-10 4.B5D-10 4.B5D-10
RSH 48.920 48.920 2B5.600 285. 600
CJ 1., 77D-04 1., 77D-04 9.58D-06 9.58D-06
MJ 0.500 0.500 0.500 0.500
CJSW 8..85D-11 B., 85D-11 9.58D-12 9.58D-12
MJSW 0.300 0.300 0.300 0.300
TOX 7., 11D-0B 7.. 11D-0B 7. 11D-08 7. 11D-08
NSUB 4,.01D+14 4,.01D+14 3.70D+16 3.70D+16
NSS 4..76D+11 4. , 98D+11 1.29D+11 1.48D+11
TPG 1.000 l.OOO -1.000 -1.000
XJ 5.. 00D-07 5,, 00D-07 8.00D-O7 8.00D-07
LD o . 00D-07 2,. 00D-07 6.00D-07 6.00D-07
UO 610. OOO 610.000 178.000 178.000
1******06/21/86 ******** SPICE 26. 5 (10AUB81) ********10: 49: 58*****
TRANSMISSION BATE WITH EK TRANSISTORS Figure 33
INITIAL TRANSIENT SOLUTION TEMPERATURE = 27.000 DEB C
***********************************************************************
NODE V0LTA6E NODE VOLTABE NODE VOLTABE NODE VOLTABE
( 1) O.OOOO < 2) 0.0000 ( 3> O.OOOO ( 4) O.
OOOO
( 5) -0.4000 ( 6) 0.0000
VOLTAGE SOURCE CURRENTS
NAME CURRENT





TOTAL POWER DISSIPATION O.OOD+OO WATTS
******06/21/86 ******** SPICE 2G.5 (10AUG81)
******** 10: 49:58*****
TRANSMISSION BATE WITH EK TRANSISTORS
Figure 33
OPERATINB POINT INFORMATION









******** SPICE 26.5 (10AU6B1)
TRANSMISSION GATE WITH EK TRANSISTORS
TRANSIENT ANALYSIS
******** 1O : 49 : 58*****
Figure 33





D3 O.OOOD+OO 1 . 000D-03 2 . 000D-03 3-OOOD-03
DO O.OOOD+OO 2. OOOD+OO 4. OOOD+OO 6. OOOD+OO
00 -4. OOOD+OO -2. OOOD+OO O.OOOD+OO 2. OOOD+OO
TIME















































1.000D-09 1 . 909D-03 .
+
.







1. 150D-09 2.057D-03 .
+
. *















1.450D-09 1 . 878D-03 .
+ *
1.500D-09 1 . B37D-03 .
+ *
1.550D-09 1 . 797D-03 .
+ *
1.600D-09 1 . 760D-03 .
+ *






1.750D-09 1 . 659D-03 . . *+
1.800D-09 1 . 629D-03
.
* +
L850D-09 1 . 583D-03 .
=
* +






































































TOTAL JOB TIME 2.00
,******06/21/86 ******** SPICE 26.5 (10AUB81) ********!O: 52:25*****
TRANSMISSION BATE WITH EK TRANSISTORS Figure 34
INPUT LISTINB
TEMPERATURE = 27.000 DEB C
ii****************************************,********^^*^*^*^^^^^^^^^^
* FEEDTHROUBH ANALYSIS
# C S BELL
?
VNWELL 1 2 DC O
VSRC 2 0 DC O
VGP 4 0 PULSE (O -6.0 . 5E-9 2E-9 1E-10 2.5E-6 3.5E-6)
VGN 5 0 PULSE (-.4 5.6 . 54E-9 2E-9 1E-10 2.5E-6 3.5E-6)
VID 3 6 DC O
Ml 3 5 2 0 T280 L=80U W=80U NRS=. 1 NRD=. 1 AD=1280P AS=1280P PD=192U
+ PS=192U
M2 3 4 2 1 T480 L=80U W=80U NRS=. 1 NRD=. 1 AD=1280P AS=1280P PD=192U
+ PS=192U
CI 6 0 SOP
Rl 6 0 75K
MODEL T26 NMOS LAMBDA=.0175 U0=610 TPB=1 T0X=.0711U
+XJ=.5U NSUB=4.008E14 RSH=48.92 PB=.B71 CGS0=2. 91E-10
+CGDO=2.91E-10 CJ=1.77E-4 MJ=.S CJSW=8. 85E-1 1 MJSW=.3
+LD=.2U LEVEL=2 VT0=.53 GAMMA=.2232 NSS=4.758E11
.MODEL T280 NMOS LAMBDA=. 00155 U0=610 TPG=1 T0X=.0711U
+XJ=.5U NSUB=4.00BE14 RSH=48.92 PB=.871 CGS0=2. 9 IE-10
+CGDO=2.91E-10 CJ=1.77E-4 MJ=.5 CJSW=8. 85E-1 1 MJSW=.3
+LD=.2U LEVEL=2 VT0=.604 GAMMA=.2509 NSS=4.983E11
+
.MODEL T46 PMOS LAMBDA=.0275 U0=178 TPB=-1 T0X=.0711U
+XJ=.8U NSUB=3.7E16 RSH=285.6 PB=.719 CGS0=4. 85E-10
+CGDO=4.85E-10 CJ=.958E-5 MJ=.5 CJSW=. 95BE-11 MJSW=.3
+LD=.6U LEVEL=2 VTO=-1.070 6AMMA=.6645 NSS=1.291Ell
+
MODEL T480 PMOS LAMBDA=. 00155 U0=178 TPG=-1 T0X=.0711U
+XJ=.BU NSUB=3.7E16 RSH=285.6 PB=.719 CBS0=4. 85E-10
+CGDO=4.85E-10 CJ=.958E-5 MJ=.5 CJSW=. 958E-1 1 MJSW=.3




PLOT TRAN V<6> VMS) V(4)
END
ft****06/21/86 ******** SPICE 26. 5 (10AU681) ********10:52:25****
TRANSMISSION BATE WITH EK TRANSISTORS Figure 34
MOSFET MODEL PARAMETERS TEMPERATURE = 27.000 DEB C
*******************************************#**-.--*
T26 T280 T46 T480
TYPE NMOS NMOS PMOS PMOS
LEVEL 2.000 2. OOO 2.000 2.000
VTO 0.530 0.604 -1.070 -1.009
KP 2.96D-05 2.96D-05 8.65D-06 8.65D-06
GAMMA 0.223 0.251 0.665 0.774
PHI 0.529 0.529 0.763 0.763
LAMBDA 1 . 75D-02 1 . 55D-03 2.75D-02 1 . 55D-03
PB 0.871 0.B71 0.719 0.719
CGSO 2.91D-10 2.91D-10 4.B5D-10 4.85D-10
CGDO 2.91D-10 2.91D-10 4.85D-10 4.85D-10
RSH 48.920 48.920 285.600 285.600
CJ 1 . 77D-04 1 . 77D-04 9.58D-06 9.58D-06
MJ 0.500 0.500 0.500 0.500
Icjsw 8.85D-11 8.85D-11 9.58D-12 9.58D-12
MJSW 0.300 0.300 0.300 0.300
TOX 7.11D-08 7. 11D-08 7. 11D-08 7. 11D-08
NSUB 4.01D+14 4.01D+14 3.70D+16 3.70D+16
NSS 4.76D+11 4.98D+11 1.29D+11 1.48D+11
TPG 1.000 1.000 -1.000 -1.000
XJ 5.00D-07 5.00D-07 B.00D-07 8.00D-07
LD 2.00D-07 2.00D-07 6.00D-07 6.00D-07
uo 610.000 610. OOO 178.000 178.000
*****06/21/B6 ******** SPICE 26. 5 (10AU681) ********10: 52:25*****
TRANSMISSION BATE WITH EK TRANSISTORS Figure 34
INITIAL TRANSIENT SOLUTION TEMPERATURE = 27. OOO DEB C
^****************************##**##**^^###^###^######^^###^##^#####
NODE VOLTAGE NODE VOLTABE NODE VOLTABE NODE VOLTAGE
( 1) 0.0000 ( 2) 0.0000 ( 3) O.OOOO ( 4) O.OOOO








TOTAL POWER DISSIPATION O.OOD+OO WATTS
**#***06/21/86 ******** SPICE 2B.5 (10AUG81) ******** 10: 52: 25*****
TRANSMISSION SATE WITH EK TRANSISTORS Figure 34









#*#****06/21/B6 ******** SPICE 2G.5 (10AU681) ********10: 52: 25*****
TRANSMISSION BATE WITH EK TRANSISTORS Figure 34

















































-l.OOOD-03 O.OOOD+OO 1 . 000D-03 2.000D-03 3-OOOD-03
-2. OOOD+OO O.OOOD+OO 2. OOOD+OO 4. OOOD+OO 6. OOOD+OO











































































































































TOTAL JOB TIME 1.76
******06/21/86. ******** SPICE 2G. 5 (10AUG81) ********10: 54: 40*****
TRANSMISSION BATE WITH EK TRANSISTORS Figure 35
INPUT LISTING
TEMPERATURE = 27.000 DEG C
*****************************************#*#####^#^<####^#####^^^#^#>
* FEEDTHROUGH ANALYSIS
* C S BELL
*
WWELL 1 2 DC O
VSRC 2 0 DC 0
VGP 4 0 PULSE (0 -6.0 . 5E-9 2E-9 IE-ID 2. 5E-6 3 5E-6)
VGN 5 0 PULSE (-.4 5.6 . 55E-9 2E-9 IE- 10 2.5E-6 3 5E-6)
VID 3 6 DC 0
Ml 3 5 2 0 T280 L=80U W=80U NRS=. 1 NRD=. 1 AD=1280P AS=1280P PD=192U
+ PS=192U
M2 3 4 2 1 T480 L=80U W=80U NRS=. 1 NRD=. 1 AD=1280P AS=1280P PD=192U
+ PS=192U
CI 6 0 SOP
Rl 6 0 75K
.MODEL T26 NMOS LAMBDA=.017S U0=610 TPG=1 T0X=.0711U
+XJ=.5U NSUB=4.008E14 RSH=4S.92 PB=.871 CGS0=2. 91E-10
+CGD0=2.91E-10 CJ=1.77E-4 MJ=.5 CJSW=8. 85E-1 1 MJSW=.3
+LD=.2U LEVEL=2 VT0=.53 BAMMA=.2232 NSS=4.758E11
.MODEL T280 NMOS LAMBDA=. 00155 U0=610 TPG=1 T0X=.0711U
+XJ=.5U NSUB=4. 008E14 RSH=48.92 PB=.871 CSS0=2. 91E-10
+CGD0=2.91E-10 CJ=1.77E-4 MJ=. 5 CJSW=8. 85E-1 1 MJSW=.3
+LD=.2U LEVEL=2 VT0=.604 GAMMA=. 2509 NSS=4.9S3E11
+
.MODEL T46 PMOS LAMBDA=.027S U0=178 TP6=-1 T0X=.0711U
+XJ=.8U NSUB=3.7E16 RSH=285.6 PB=.719 CSS0=4. 85E-10
+CGDO=4.85E-10 CJ=.958E-5 MJ=.5 CJSW=. 958E-1 1 MJSW=.3
+LD=.6U LEVEL=2 VTO=-1.070 BAMMA=.6645 NSS=1.291E11
+
.MODEL T480 PMOS LAMBDA=. 00155 U0=178 TPB=-1 TOX=.0711U
+XJ=.8U NSUB=3.7E16 RSH=235.6 PB=.719 CGS0=4. 85E-10
+CGD0=4.85E-10 CJ=.95eE-5 MJ=.5 CJSW=. 958E-1 1 MJSW=.3
+LD=.6U LEVEL=2 VT0=-1.009 BAMMA=.7736 NSS=1.478E11
.WIDTH 0UT=80
OPTION LIMPTS=1E6
.TRAN 5E-1 1 3E-9
.PLOT TRAN V(6) V(5) V(4)
. END
*****06/21/86.
******** SPICE 2G.5 (10AUG81) ********10: 54: 40*****
TRANSMISSION GATE WITH EK TRANSISTORS Figure 35
MOSFET MODEL PARAMETERS TEMPERATURE = 27.000 DEG C
T26 T280 T46 T480
TYPE NMOS NMDS PMOS PMOS
LEVEL 2. 000 2 . 000 2 . 000 2 . 000
VTO 0. 530 0. 604
- 1 . 070 - 1 . 0(59
KP
*-J
96D-05 !2 . 96D-05 8. 65D-06 8. 65D-06
GAMMA 0. 223 0 . 25 1 0.665 0.774
PHI 0.529
0. 529 0.763 0. 763
LAMBDA 1. 75D-02 i., 55D-03
o
, 75D-02 1., 55D-03
PB 0.871







D- 1 0 4, ,





, 91D-10 4. 85D-10 4,, 85D-10
RSH 48 . 920 48.920
285.600 285.600
CJ 1. 77D-04 1,.
77D-04 p., 58D-06 9., 58D-06
MJ 0. 500 0 . 5(1)0
0. 500 0. 500
CJSW 8.,850-11 8,. 85D-11 9,,580-12
9,,580-12




. 11D-08 7 . 11D-08
r
. i i D-oe 7 . 11D-08
NSUB 4 .010+14 4 .010+14
T
. 70D+16 3 . 70D+16




TPG 1 . 000 1 . 000
- 1 . 000 -1 . 000
XJ 5 . 00D-07
cr
. OOD-07 8 . OOD-07 8 . OOD-07
LD 2 . OOD-07
i
. OOD-07 6 . OOD-07 6 .
OOD-07
UO .S10. 000 \610. 000
178. 000 178. 000
******06/21/86. ******** SPICE 2G.5 (10AUG81) ********10: 54: 40*****
TRANSMISSION GATE WITH EK TRANSISTORS Figure 35
INITIAL TRANSIENT SOLUTION TEMPERATURE = 27.000 DEG C
t****************************************#*******####^^^########
NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE
( 1) 0.0000 ( 2) 0.0000 ( 3) 0.0000 ( 4) 0.0000








TOTAL POWER DISSIPATION O.OOD+00 WATTS
*******06/21/B6 ******** SPICE 2G.5 (10AUG81) ********10: 54: 40*****
TRANSMISSION GATE WITH EK TRANSISTORS Figure 35






VGS -O . 400 O . 000
VDS 0.000 0.000
VBS 0 . 000 0 . 000
#******06/21/86.
******** SPICE 2G.5 (10AUG81) ********10: 54: 40*****
TRANSMISSION GATE WITH EK TRANSISTORS Figure 35
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1.950D-09
2.000D-09
2.050D-09
2. 100D-09
2. 150D-09
2. 200D-09
2.250D-09
2.300D-09
2.350D-09
2. 400D-09
2.450D-09
2. 500D-09
2.550D-09
2. 600D-09
2.650D-09
2. 700D-09
2.750D-09
2. 800D-09
2.850D-09
2. 900D-09
2.950D-09
3.000D-09
2.948D-04
2.79BD-04
651Q
467D
,
306D-
209D-
,
059D-
902D-
689D
.548D
1 . 430D
1.919D-
780D-
481D-
369D-
:.9D-
1,
1
1.
1.
1.
1.
1.
1.
1.
:>4
J4
04
04
:>4
J4
)4
04
04
04
D3
)3
6D-
,5D-
r.5D-
i5D-
*
*
*
*
*
*
*
*
*
*
+*
y
* +
* +
* +
* +
* +
* +
JOB CONCLUDED
TOTAL JOB TIME
-7C
